25acf17312
Refresh testbenches and convert to new API
2014-01-28 13:50:01 +01:00
2ab939e69d
fix SimActor TB terminations
2014-01-28 00:03:56 +01:00
90f0dfad63
Add 'passive' simulation functions that are not taken into account while determining when to stop the simulator
2014-01-27 23:58:46 +01:00
63c1d7e4b7
New simulation API
2014-01-26 22:19:43 +01:00
e464935119
downscaler: add chopper module
2014-01-21 15:56:51 +01:00
8f69d9b669
bank/eventmanager: add SharedIRQ
2014-01-06 22:13:06 +01:00
ad974a07ef
gensoc: support for user-defined UART and add default values for SRAM and L2 sizes
2014-01-06 22:12:42 +01:00
be1c8551d2
migen/fhdl/tools: speed up group_by_targets (halves the mixxeo runtime)
2013-12-17 18:40:49 +01:00
4e9dc297fd
platforms/rhino: add GPMC wait pin
2013-12-14 14:32:34 +01:00
a20688f777
fhdl/simplify/FullMemoryWE: fix WE slice for multi-port mems
2013-12-13 00:02:50 +01:00
3196462311
add support for Verilog include paths
2013-12-12 23:17:51 +01:00
c95b9d6d76
gensoc: use add_verilog_include_path
2013-12-12 23:17:16 +01:00
ba46cd3da1
make.py: update description
2013-12-12 23:16:59 +01:00
860f27300f
make: add decorator option
2013-12-12 17:37:46 +01:00
adda930c68
fhdl/simplify: add FullMemoryWE decorator that splits memories to remove partial WEs
2013-12-12 17:37:31 +01:00
adffec35f6
utils/misc: add gcd_multiple function to compute GCD or any number of integers
2013-12-12 17:36:50 +01:00
c13fe1bc63
specials/Memory: allow for more flexibility in memory port signals
2013-12-12 17:36:17 +01:00
9aa474c6f0
gitmodules: use https and m-labs
2013-12-12 15:56:06 +01:00
135a4fea25
fhdl/verilog: fix representation of negative integers
...
Give the explicit two's complement representation for the given bit width.
This results in less readable code compared to using unary minus,
but fixes a bug when trying to represent the most negative integer.
2013-12-11 22:26:10 +01:00
d6cb981c7a
migen/test/test_signed: add a (currently failing) signed comparison testcase
2013-12-10 23:33:53 +01:00
487df5b174
migen/fhdl/bitcontainer: fix signed arrays (map is an iterator)
2013-12-10 23:32:12 +01:00
fe0263bb9a
mibuild/xilinx_ise: use ngdbuild_opt also for xst case
2013-12-06 12:15:22 +01:00
0aa6329edb
mibuild/xilinx_ise: add support for custom tools and options
2013-12-06 09:16:07 +01:00
58e9792132
update submodule
2013-12-06 00:07:05 +01:00
55a39269d2
gpio: add InOut
2013-12-06 00:06:53 +01:00
65f3c1ddff
targets/mlabs_video: use new Cat syntax
2013-12-05 23:55:14 +01:00
e09e85ec8e
usrp_b100 platform
2013-12-03 22:51:52 +01:00
5447eb51ba
add zedboard platform
2013-12-03 22:51:52 +01:00
bfdc14fbc3
add initial ztex_115d platform
2013-12-03 22:51:52 +01:00
8d093a4a08
lx9 fixups
2013-12-03 22:51:52 +01:00
8d3d61ba98
fhdl.size: rename to bitcontainer
2013-12-03 22:51:52 +01:00
86ba9c8bbc
migen.fhdl.size: verify fslice for negative values
2013-12-03 21:39:37 +01:00
440b7d5170
make/_misoc_import: force external path search
2013-12-03 21:36:58 +01:00
c71eb5778f
migen.fhdl.structure: have Cat() flat_iteration-ize its arguments
2013-12-03 21:36:33 +01:00
1bf133755e
migen.fhdl.tools: move flat_iteration to migen.util.misc as tools imports other things
2013-12-03 21:36:33 +01:00
fe67210d77
migen.fhdl.size: add fiter(), fslice(), and freversed()
...
do not overload __len__, __iter__, __reversed__ as not all valid
expressions (ints and bools) have them. furthermore len([]) is and
should be different from flen([]) (the later raises an error). keep
__getitem__ as an exception that proves the rule ;)
2013-12-03 21:36:33 +01:00
ae6b78faeb
genlib/divider: fix diff computation
2013-12-02 17:56:03 +01:00
ad70d056a8
examples/sim/cordic_err: fix rms_err function name
2013-12-02 13:18:37 +01:00
b3c79738e1
examples/cordic/cordic_impl: do not fail if build dir does not exist
2013-12-02 13:03:26 +01:00
dd24fdd356
genlib/sort: add bitonic, combinatorial sorter
...
complete with with api documentation and unittests
2013-12-02 12:56:36 +01:00
ab48316fcd
examples/cordic: scripted exploration of parameters space
2013-12-02 12:56:29 +01:00
9762546c95
genlib/cordic: cleanup, documentation, unittests
2013-12-02 12:56:24 +01:00
e54fa6f5f4
migen/test: if SimCase is a TestCase, it's run in every module that imports it
2013-12-02 12:43:14 +01:00
4eef3b9399
migen/test/support: allow easy re-setUp of the testbench with different parameters
2013-12-02 12:42:59 +01:00
138181fa87
make: support build options
2013-12-01 18:19:51 +01:00
de830dc743
mibuild: use keyword arguments directly in build_cmdline
2013-12-01 17:56:07 +01:00
80be6acfd1
mibuild: add support for Yosys
2013-12-01 17:07:48 +01:00
14b50dbb0c
videomixer: config system + store video resolution in flash
2013-11-30 23:07:19 +01:00
cfb9074755
norflash16: fix LSB
2013-11-30 23:06:51 +01:00
352919d17e
norflash: add support for writes
2013-11-30 20:37:56 +01:00
Sebastien Bourdeauducq
Robert Jordens