Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
9,262 Commits 40 Branches 14 Tags 26 MiB
Commit Graph

9262 Commits

Author SHA1 Message Date
Florent Kermarrec c31ec79981 CHANGES.md: Update. 2024-01-23 16:02:11 +01:00
enjoy-digital 4c07d72af3
Merge pull request #1874 from trabucayre/naxriscv_arch 
soc/cores/cpu/naxriscv fix arch definition and small adjust
 2024-01-19 10:22:43 +01:00
Gwenhael Goavec-Merou 854541d5c7 soc/cores/cpu/naxriscv/core: adding argument to enable rvc extension 2024-01-19 07:37:55 +01:00
Gwenhael Goavec-Merou f00d49211b soc/cores/cpu/naxriscv/core: force go back previous directory after git clone 2024-01-18 15:21:37 +01:00
Gwenhael Goavec-Merou 4222a585c9 soc/cores/cpu/naxriscv/core: fix arch definition 2024-01-18 15:04:09 +01:00
Florent Kermarrec b19d992f23 inteconnect/ahb: Add specific case for 32-bit data width, fix CSR accesses with gowin_ae350. 2024-01-15 11:40:25 +01:00
Florent Kermarrec 6b79644108 cores/cpu/gowin_emcu: Switch to LiteX's UART. 
A UART does not cost that much ressources and this avoid specific code/allow simplifying support.
 2024-01-11 13:53:15 +01:00
Florent Kermarrec 8aa5958fb7 cores/cpu: Add intitial gowin_ae350 support. 2024-01-11 13:11:56 +01:00
Florent Kermarrec e689aab18a interconnect/ahb/AHB2Wishbone: Add proper Wishbone sel decoder/support. 2024-01-11 10:17:22 +01:00
Florent Kermarrec 80dfb5ca34 interconnect/ahb/AHB2Wishbone: Simplify and add proper Address/Data-Phases. 2024-01-10 12:10:15 +01:00
Gwenhael Goavec-Merou a2c2d70841 build/gowin/gowin: adding list of additional cst commands (to place resources) 
Signed-off-by: Gwenhael Goavec-Merou <gwenhael@enjoy-digital.fr>
 2024-01-10 10:30:41 +01:00
Gwenhael Goavec-Merou 31d3325219 build/gowin/platform: adding mock add_false_path_constraint method 
Signed-off-by: Gwenhael Goavec-Merou <gwenhael@enjoy-digital.fr>
 2024-01-10 10:30:36 +01:00
Gwenhael Goavec-Merou 91fbc79ac2 build/gowin/common: adding missing TX/Q1 ODDR signals 2024-01-08 07:28:56 +01:00
Florent Kermarrec 718c26d8fc cpu/gowin_emcu: Add interfaces directly to instances and simplify/cleanup to remove some warnings. 2024-01-04 19:33:43 +01:00
Florent Kermarrec c61d2de13b CHANGES.md: Update. 2024-01-04 15:37:58 +01:00
Florent Kermarrec cf165d3c2c README/Bios: Bump year. 2024-01-04 15:33:01 +01:00
Florent Kermarrec 739a8db8c3 cpu/gowin_emcu: Specify AHB data_width/address_width. 2024-01-04 15:30:47 +01:00
Florent Kermarrec 7009299132 interconnect/ahb: Simplify AHBInterface and add data_width/address_width parameters. 2024-01-04 15:30:26 +01:00
Florent Kermarrec 02f0a96c84 interconnect/ahb: Add AHB prefix to TransferType/Interface (similar to AXI). 2024-01-04 15:21:32 +01:00
Florent Kermarrec 55e2a1cec6 cpu/gowin_emcu: Switch pbus to byte addresssing. 2024-01-04 13:13:21 +01:00
Florent Kermarrec 5bbcda4d5c interconnect/ahb/AHB2Wishbone: Fix size check that is too restrictive, can be <= log2_int(ahb.data_width//8). 2024-01-04 13:12:29 +01:00
Florent Kermarrec 6a6837062a cpu/gowin_emcu: Remove interrupt signal since not yet functional/used. 2024-01-04 10:40:47 +01:00
Florent Kermarrec 386854cbd3 cpu/gowin_emcu: Use crt0.c from cortex_m3. 2024-01-04 10:38:45 +01:00
Florent Kermarrec de6fbf1271 cpu/gowin_emcu: Directly connect AHB interfaces, using for loops make things unclear/difficult to follow. 2024-01-04 10:33:50 +01:00
Florent Kermarrec b0cde1acdd cpu/gowin_emcu: Switch SRAM to 4 SRAMS of 8-bit each. 2024-01-04 10:12:36 +01:00
Florent Kermarrec 01520cd638 cpu/gowin_emcu: Simplify SRAM. 2024-01-04 09:59:17 +01:00
Florent Kermarrec 6d3c955d59 cpu/gowin_emcu: Increase similarities with cortex_m3 (since gowin_emcu is a Cortex M3). 2024-01-04 09:09:18 +01:00
Florent Kermarrec 85ef3bd8a7 cpu/gowin_emcu: Add missing reset signals. 2024-01-03 19:41:03 +01:00
Florent Kermarrec 3f9de470f6 cpu/gowin_emcu: Add gcc_flags method and set UART_POLLING in it. 2024-01-03 19:15:46 +01:00
Florent Kermarrec 456dda050c cpu/gowin_emcu: Cleanup/Simplify. 2024-01-03 19:11:05 +01:00
Florent Kermarrec 3909b1d611 build/openfpgaloader: Add kwargs support to flash method and some comments. 2024-01-02 13:50:02 +01:00
gsomlo acf07a21c9
soc: fix typo in cpu mem_bus axi-via-wb downconvert (#1865) 
Fixes: 002aad7a4

Signed-off-by: Gabriel Somlo <gsomlo@gmail.com>
 2024-01-01 13:32:40 -05:00
enjoy-digital 56f61986f0
Merge pull request #1862 from dau-dev/tkp/classifiers 
Fix classifiers to satisfy format checks
 2023-12-31 19:17:43 +01:00
Tim Paine 68cfb6eea0 Fix classifiers to satisfy format checks 2023-12-28 15:49:31 -05:00
Florent Kermarrec 67cfcadf79 setup.py/CHANGES.md: Prepare 2023.12 release. 2023-12-25 15:36:10 +01:00
Gwenhael Goavec-Merou 7062e3379f build/efinix/ifacewriter: bypass clks out frequency check for Trion when a feedback clock is used 2023-12-20 20:33:15 +01:00
Gwenhael Goavec-Merou 54c58ef8b9 build/efinix/ifacewriter: reorder FEEDBACK for Trion devices. 2023-12-20 20:29:23 +01:00
Gwenhael Goavec-Merou 7d5de90a24 soc/cores/clock/efinix: remove 2 output clocks limit, reset o_div_max when a nex vco_max_freq is found 2023-12-20 20:28:51 +01:00
Florent Kermarrec 040b554022 CHANGES.md: Update. 2023-12-20 16:11:12 +01:00
Florent Kermarrec 23fbd1b334 CHANGES.md: Update. 2023-12-20 16:10:03 +01:00
Florent Kermarrec 4721029e58 CHANGES.md: Update. 2023-12-20 15:25:14 +01:00
Florent Kermarrec fadea1d31b CHANGES.md: Update. 2023-12-20 08:08:42 +01:00
Gwenhael Goavec-Merou cd503bc9af build/efinix/ifacewriter: Titanium PLL's feedback clock 2023-12-19 21:25:59 +01:00
Florent Kermarrec 048c42820c setup.py: Switch minimum Python version to 3.7 (To allow more than 255 arguments in functions). 2023-12-19 10:32:12 +01:00
Florent Kermarrec 33c07a094e setup.py: Specify UTF-8 encoding for long_description/README.md. 2023-12-19 10:16:15 +01:00
Florent Kermarrec 0c3cda3ee8 CHANGES.md: Update. 2023-12-19 10:09:44 +01:00
Florent Kermarrec 2318ff37d2 setup.py: Improve indentation. 2023-12-19 10:08:40 +01:00
Florent Kermarrec b6e89c646e CHANGES: Update. 2023-12-14 11:08:55 +01:00
Gwenhael Goavec-Merou 84e376efcb build/openocd: jtagstream_rxtx reduce tx to 16 and rx to 128 2023-12-13 15:08:18 +01:00
enjoy-digital cdd80a5f4f
Merge pull request #1433 from tpwrules/faster-jtaguart 
Increase JTAG UART upload speed
 2023-12-13 15:05:37 +01:00