0d21711c1b
dvisampler/chansync: use Record.raw_bits()
2013-04-14 17:06:29 +02:00
8914969760
dvisampler/clocking: insert DCM_CLKGEN before PLL
2013-04-14 16:53:19 +02:00
7a6e56492c
edid.py: sample SCL only every 64 clock cycles, to avoid bouncing
...
Possibly due to SCL rising fairly slowly (in the 0.5-1 us range),
bouncing has been observed while crossing the "forbidden" region
between Vil(max) and Vih(min).
By lowering the sample rate from once per system clock to once
every 64 clock cycles, we make sure we sample at most once during
the bounce interval and thus never see a false edge. (Although we
may see a rising edge one sample time late, which is perfectly
harmless.)
2013-04-12 22:48:46 +02:00
950d3a4469
framebuffer: use new flow API
2013-04-10 21:34:15 +02:00
3be20f6ae4
dfii: adapt to new Record API
2013-04-02 00:15:42 +02:00
4f4f260e76
Convert to new CSR API
2013-03-30 17:28:15 +01:00
caa19f9ab2
framebuffer: larger counters
2013-03-29 17:15:11 +01:00
854c0461b4
framebuffer: process two pixels per system clock cycle
2013-03-28 20:46:16 +01:00
8fd092ca12
crg: support VGA pixel clock reprogramming
2013-03-28 19:07:17 +01:00
1e860c7472
Use new Mibuild generic_platform API
2013-03-26 17:57:17 +01:00
1045d64e6e
framebuffer: RGBA -> ARGB
2013-03-25 18:32:25 +01:00
8ee6dab4f9
fb: better ordering of pixels within ASMI words
2013-03-25 15:56:54 +01:00
1333367de8
dvisampler: add resolution detection
2013-03-24 00:45:29 +01:00
ee5bfd4d3d
dvisampler/charsync: report position
2013-03-24 00:44:50 +01:00
99f9ffa7e8
dvisampler/decoding: set C to 0 during data
2013-03-24 00:44:19 +01:00
fb9a2788e8
dvisampler/charsync: fix found_control signal
2013-03-24 00:43:22 +01:00
e06585d9fe
dvisampler: clean up EDID data
2013-03-23 13:48:40 +01:00
34b8388b45
dvisampler: decode before channel sync
2013-03-22 23:49:25 +01:00
037625886d
dvisampler: decoding
2013-03-22 21:28:17 +01:00
d65941d6cc
dvisampler: channel synchronization
2013-03-22 18:37:10 +01:00
515cdb2bd8
dvisampler: character synchronization
2013-03-21 22:56:13 +01:00
7c4ca4fd66
dvisampler/datacapture: deserialize to 10 bits
2013-03-21 19:06:15 +01:00
fa2331e084
dvisampler/clocking: generate pix reset
2013-03-21 19:02:04 +01:00
0a14c3714b
dvisampler: software controlled phase detector
2013-03-21 00:46:29 +01:00
28cb97068c
dvisampler/clocking: proper pix5x reset synchronization
2013-03-18 20:31:59 +01:00
5126f616fb
dvisampler: use pix5x as IODELAY clock
2013-03-18 19:03:17 +01:00
48aae9bee5
Use Instance.Input(..., ClockSignal/ResetSignal) instead of Instance.ClockPort/ResetPort
2013-03-18 17:44:01 +01:00
74cc045ee1
dvisampler/datacapture: connect IODELAY IOCLK0
2013-03-17 17:42:22 +01:00
621526fb7d
dvisampler/datacapture: fix tap counter reg
2013-03-17 17:36:49 +01:00
3a0cf278fd
dvisampler: fixes
2013-03-17 15:41:50 +01:00
9f02ced39e
dvisampler: add clocking and phase detector
2013-03-17 14:43:10 +01:00
0168f83523
MultiReg: remove idomain
2013-03-15 19:51:29 +01:00
b2173bba9f
Use new ClockDomain API
2013-03-15 19:17:05 +01:00
e99bafe52b
dvisampler: add core, EDID support
2013-03-13 19:56:26 +01:00
a23df42a7a
Use automatic register naming
2013-03-12 15:47:54 +01:00
a9b723568a
Use new module, autoreg and eventmanager Migen APIs
2013-03-10 19:32:38 +01:00
0caac2246d
Use new 'specials' API
2013-02-24 13:07:25 +01:00
a22ada36d7
corelogic -> genlib
2013-02-24 12:31:00 +01:00
5649e88a90
Use Mibuild
2013-02-11 18:23:06 +01:00
51f4f920a2
Do not use super()
2012-12-18 14:55:58 +01:00
c44ff8941c
Move Token
2012-12-14 15:54:16 +01:00
3986790621
Remove ActorNode
2012-12-12 22:52:55 +01:00
053f8ed82c
Fix instantiations
2012-12-06 20:57:00 +01:00
fee70e9866
Use Wishbone SRAM component from Migen
2012-12-01 12:59:32 +01:00
293a62dabe
Replace Signal(bits_for(... with Signal(max=...
2012-11-29 23:41:51 +01:00
8bf6945dfd
Use new bitwidth/signedness system
2012-11-29 23:38:04 +01:00
7e2bc00c0a
Remove Constant
2012-11-28 23:18:53 +01:00
79e5f24a65
Workaround for zero-delay loop simulation problem with Icarus Verilog. TODO: clarify and revert this commit.
2012-11-28 22:49:22 +01:00
0620e75cb8
sram: do not use MemoryPort
2012-11-26 19:32:56 +01:00
ced98d7bee
framebuffer: use new SingleGenerator
2012-10-09 21:11:26 +02:00
Sebastien Bourdeauducq
Werner Almesberger