Florent Kermarrec
|
4281a18deb
|
add stb signal
|
2013-04-02 21:13:21 +02:00 |
Sebastien Bourdeauducq
|
3be20f6ae4
|
dfii: adapt to new Record API
|
2013-04-02 00:15:42 +02:00 |
Sebastien Bourdeauducq
|
4f4f260e76
|
Convert to new CSR API
|
2013-03-30 17:28:15 +01:00 |
Sebastien Bourdeauducq
|
caa19f9ab2
|
framebuffer: larger counters
|
2013-03-29 17:15:11 +01:00 |
Sebastien Bourdeauducq
|
7133d9abb0
|
m1crg: reset VGA clock generator
|
2013-03-29 17:14:48 +01:00 |
Sebastien Bourdeauducq
|
854c0461b4
|
framebuffer: process two pixels per system clock cycle
|
2013-03-28 20:46:16 +01:00 |
Sebastien Bourdeauducq
|
4dcec32010
|
top: allocate one more ASMI port to framebuffer
|
2013-03-28 20:46:00 +01:00 |
Sebastien Bourdeauducq
|
b603eaf7d4
|
m1crg: allow up to 150MHz pixel clock
|
2013-03-28 20:45:42 +01:00 |
Sebastien Bourdeauducq
|
8fd092ca12
|
crg: support VGA pixel clock reprogramming
|
2013-03-28 19:07:17 +01:00 |
Florent Kermarrec
|
e5bf5f42d6
|
adapt to mibuild & migen changes
|
2013-03-26 22:24:29 +01:00 |
Sebastien Bourdeauducq
|
1e860c7472
|
Use new Mibuild generic_platform API
|
2013-03-26 17:57:17 +01:00 |
Sebastien Bourdeauducq
|
1045d64e6e
|
framebuffer: RGBA -> ARGB
|
2013-03-25 18:32:25 +01:00 |
Sebastien Bourdeauducq
|
8ee6dab4f9
|
fb: better ordering of pixels within ASMI words
|
2013-03-25 15:56:54 +01:00 |
Sebastien Bourdeauducq
|
fdf7f10f54
|
Automatically build CSR access functions
|
2013-03-25 14:42:48 +01:00 |
Sebastien Bourdeauducq
|
6a54276d55
|
software/include/base: C++ compatibility
|
2013-03-25 14:38:58 +01:00 |
Sebastien Bourdeauducq
|
3640cab439
|
software/common.mak: add C++ definitions
|
2013-03-24 16:11:53 +01:00 |
Sebastien Bourdeauducq
|
6010308317
|
software/videomixer: report char position + detected resolution, detect phase at beginning
|
2013-03-24 00:46:23 +01:00 |
Sebastien Bourdeauducq
|
1333367de8
|
dvisampler: add resolution detection
|
2013-03-24 00:45:29 +01:00 |
Sebastien Bourdeauducq
|
ee5bfd4d3d
|
dvisampler/charsync: report position
|
2013-03-24 00:44:50 +01:00 |
Sebastien Bourdeauducq
|
99f9ffa7e8
|
dvisampler/decoding: set C to 0 during data
|
2013-03-24 00:44:19 +01:00 |
Sebastien Bourdeauducq
|
fb9a2788e8
|
dvisampler/charsync: fix found_control signal
|
2013-03-24 00:43:22 +01:00 |
Sebastien Bourdeauducq
|
80f3e97ca9
|
software/stddef.h: c++ compat for NULL
|
2013-03-24 00:17:42 +01:00 |
Florent Kermarrec
|
492a5acfe3
|
add Run Length Encoding
|
2013-03-23 22:06:08 +01:00 |
Sebastien Bourdeauducq
|
e06585d9fe
|
dvisampler: clean up EDID data
|
2013-03-23 13:48:40 +01:00 |
Florent Kermarrec
|
eeab7051be
|
remove doc (to be re-written)
|
2013-03-23 12:28:18 +01:00 |
Florent Kermarrec
|
88748bd74f
|
simplify recorder
|
2013-03-23 12:26:22 +01:00 |
Sebastien Bourdeauducq
|
34b8388b45
|
dvisampler: decode before channel sync
|
2013-03-22 23:49:25 +01:00 |
Sebastien Bourdeauducq
|
037625886d
|
dvisampler: decoding
|
2013-03-22 21:28:17 +01:00 |
Sebastien Bourdeauducq
|
d65941d6cc
|
dvisampler: channel synchronization
|
2013-03-22 18:37:10 +01:00 |
Florent Kermarrec
|
99a78b8e33
|
clean up
|
2013-03-22 14:01:38 +01:00 |
Florent Kermarrec
|
5e48f9c005
|
update driver api
|
2013-03-22 12:35:12 +01:00 |
Florent Kermarrec
|
b1cbfe2326
|
clean up/fixes
|
2013-03-22 11:31:21 +01:00 |
Sebastien Bourdeauducq
|
515cdb2bd8
|
dvisampler: character synchronization
|
2013-03-21 22:56:13 +01:00 |
Sebastien Bourdeauducq
|
7c4ca4fd66
|
dvisampler/datacapture: deserialize to 10 bits
|
2013-03-21 19:06:15 +01:00 |
Sebastien Bourdeauducq
|
fa2331e084
|
dvisampler/clocking: generate pix reset
|
2013-03-21 19:02:04 +01:00 |
Sebastien Bourdeauducq
|
2315544b36
|
software/videomixer: quick hack for phase detection
|
2013-03-21 15:32:26 +01:00 |
Florent Kermarrec
|
db1ceccca1
|
fix uart2Csr and update miio example
|
2013-03-21 12:18:04 +01:00 |
Sebastien Bourdeauducq
|
a6a3d93059
|
software: add videomixer base files
|
2013-03-21 10:42:31 +01:00 |
Sebastien Bourdeauducq
|
bb566c9e7c
|
software/bios: change boot order
|
2013-03-21 10:41:56 +01:00 |
Sebastien Bourdeauducq
|
0a14c3714b
|
dvisampler: software controlled phase detector
|
2013-03-21 00:46:29 +01:00 |
Florent Kermarrec
|
24211574ec
|
update de0nano example/ remove de1 (wip)
|
2013-03-18 23:03:52 +01:00 |
Florent Kermarrec
|
36f3556028
|
Add uart2csr
|
2013-03-18 21:45:07 +01:00 |
Sebastien Bourdeauducq
|
28cb97068c
|
dvisampler/clocking: proper pix5x reset synchronization
|
2013-03-18 20:31:59 +01:00 |
Sebastien Bourdeauducq
|
5126f616fb
|
dvisampler: use pix5x as IODELAY clock
|
2013-03-18 19:03:17 +01:00 |
Sebastien Bourdeauducq
|
48aae9bee5
|
Use Instance.Input(..., ClockSignal/ResetSignal) instead of Instance.ClockPort/ResetPort
|
2013-03-18 17:44:01 +01:00 |
Sebastien Bourdeauducq
|
0c0140a8fb
|
m1crg: set CLKIN_PERIOD for vga_clock_gen
|
2013-03-17 20:16:58 +01:00 |
Sebastien Bourdeauducq
|
74cc045ee1
|
dvisampler/datacapture: connect IODELAY IOCLK0
|
2013-03-17 17:42:22 +01:00 |
Sebastien Bourdeauducq
|
621526fb7d
|
dvisampler/datacapture: fix tap counter reg
|
2013-03-17 17:36:49 +01:00 |
Sebastien Bourdeauducq
|
3a0cf278fd
|
dvisampler: fixes
|
2013-03-17 15:41:50 +01:00 |
Sebastien Bourdeauducq
|
9f02ced39e
|
dvisampler: add clocking and phase detector
|
2013-03-17 14:43:10 +01:00 |