mirror of
https://github.com/enjoy-digital/litex.git
synced 2025-01-04 09:52:26 -05:00
Commit graph
Select branches
Hide pull requests
Dolu1990-patch-1
Dolu1990-patch-2
Dolu1990-patch-3
allows_clk_name_override
ci-cpus
ci-cva6
ci-dev-test
ci-openrisc
ctu-can-fd
dma_nax
efinix_fixes
efinix_fixes2
efinix_iface_signal_names
export_csr_c_rework
framebuffer_change
generic_toolchain
ghdl_fix
gowin_emcu_uart
hyperbus_2x
hyperbus_io_regs
hyperbus_variable_latency
hyperram_decoupling
hyperram_new
kianv
liteeth_wishbone_tx_rx_buses
master
multi-channel-pwm
naxriscv-merge
naxriscv_update
neorv32_litex_wrapper
neorv32_params
urv
usb_ohci_phy_fix
verilog_improvements
verilog_improvements_2
vexriscv_smp_irqs
video_framebuffer_skip_first_frame
video_mod_fix
wishbone_dma_ctrl
wishbone_word_byte_addressing
wuff
zynqmp_aximaster_eth_i2c_uart
#1
#10
#100
#1004
#1007
#1008
#101
#1012
#1013
#1015
#1016
#1017
#1019
#1020
#1021
#1022
#1023
#1024
#1028
#1030
#1032
#1033
#1035
#1037
#1038
#1039
#1040
#1041
#1043
#1044
#1046
#1050
#1051
#1052
#1053
#1054
#1055
#1057
#1058
#106
#1061
#1065
#1066
#1067
#1068
#1069
#1070
#1071
#1072
#1074
#1075
#1076
#1078
#1079
#108
#1080
#1082
#1087
#1088
#1089
#109
#1090
#1091
#1092
#1093
#1094
#1098
#11
#1100
#1102
#1103
#1104
#1104
#1111
#1113
#1114
#1115
#1116
#1117
#112
#1121
#1123
#1124
#1125
#1126
#1128
#1129
#113
#1130
#1131
#1132
#1134
#1135
#1136
#1137
#1138
#1139
#114
#1140
#1141
#1143
#1144
#1145
#1148
#1151
#1153
#1155
#1156
#1157
#1159
#116
#1160
#1161
#1162
#1165
#1166
#1167
#1169
#1170
#1171
#1172
#1173
#1176
#1177
#1178
#1179
#118
#1180
#1183
#1184
#1185
#1186
#1187
#1188
#1189
#1189
#1190
#1191
#1193
#1195
#1196
#1197
#1199
#12
#120
#1201
#1203
#1207
#1208
#121
#1213
#1214
#1218
#1218
#122
#1221
#1222
#1223
#1224
#1225
#1226
#1227
#1228
#1229
#123
#1230
#1232
#1234
#1235
#1235
#1236
#124
#1245
#1246
#1248
#1249
#125
#1250
#1251
#1254
#1255
#1256
#1258
#1259
#126
#1262
#1265
#1267
#127
#1273
#1274
#1275
#1276
#1277
#1278
#1278
#1279
#128
#1281
#1282
#1283
#1283
#1284
#1286
#1286
#1287
#1288
#129
#1290
#1292
#1293
#1294
#13
#130
#1300
#1301
#1302
#1303
#1304
#1305
#1307
#1308
#1308
#1309
#131
#1310
#1310
#1311
#1311
#1315
#1315
#1316
#1317
#1318
#1318
#1321
#1322
#1322
#1323
#1324
#1325
#1326
#1328
#1329
#1331
#1333
#1334
#1335
#1336
#1336
#1338
#1340
#1346
#1347
#135
#1352
#1355
#1356
#1358
#1359
#1360
#1361
#1361
#1362
#1367
#1369
#1374
#1375
#1376
#1378
#1379
#138
#1380
#1381
#1383
#1384
#1385
#1386
#1387
#1388
#1389
#1390
#1391
#1392
#1393
#1395
#14
#1401
#1402
#1403
#1405
#1406
#1409
#141
#1410
#1412
#1413
#1414
#1414
#1418
#1423
#1425
#1426
#1430
#1430
#1433
#1434
#1435
#1436
#1437
#1438
#144
#1440
#1442
#1444
#1446
#1447
#1448
#1449
#1450
#1453
#1456
#1458
#1460
#1465
#1467
#1470
#1472
#1473
#1473
#1474
#1475
#1476
#148
#1480
#1481
#1482
#1484
#1485
#1486
#1487
#1488
#1489
#149
#1490
#1493
#1494
#1495
#1496
#1497
#1499
#15
#150
#1500
#1501
#1503
#1504
#1505
#1506
#1506
#1507
#1510
#1510
#1512
#1513
#1513
#1515
#1517
#1518
#1519
#152
#1520
#1521
#1522
#1522
#1524
#1526
#1527
#1528
#1528
#1529
#153
#1531
#1535
#1537
#1538
#1539
#1539
#154
#1540
#1541
#1543
#1546
#1547
#1548
#1549
#155
#1551
#1553
#1558
#1559
#156
#1560
#1561
#1563
#1564
#1566
#157
#1571
#1572
#1574
#1575
#1579
#158
#1580
#1581
#1586
#1586
#1594
#1595
#1597
#1598
#16
#1602
#161
#1613
#1616
#1617
#162
#1625
#1627
#1629
#163
#1631
#1632
#1634
#1634
#1636
#1638
#164
#1641
#1641
#1643
#1646
#1647
#1648
#165
#1650
#1651
#1653
#1654
#1655
#1656
#1657
#1659
#1659
#166
#1662
#167
#1670
#1671
#1673
#1674
#1677
#168
#1683
#1684
#1685
#1689
#169
#1690
#1691
#1692
#1693
#1697
#1699
#17
#170
#1702
#171
#1710
#1713
#1715
#1718
#172
#1720
#1721
#1724
#1728
#1729
#173
#1730
#1733
#1735
#1735
#1736
#1737
#1738
#174
#1740
#1740
#1741
#1742
#1743
#1744
#1745
#1747
#1748
#1749
#175
#1751
#1752
#1755
#1757
#1757
#1758
#1759
#1759
#176
#1760
#1762
#1763
#1764
#1767
#1768
#1769
#1775
#1775
#1776
#1778
#1779
#178
#1780
#1781
#1782
#1786
#1787
#1789
#179
#1790
#1790
#1791
#1791
#1795
#1797
#1799
#18
#1800
#1804
#1806
#1806
#1808
#1809
#1810
#1812
#1815
#1816
#1817
#1818
#1819
#182
#1821
#1822
#1823
#1824
#1825
#1827
#1828
#1829
#183
#1833
#1838
#184
#1840
#1843
#1845
#1845
#185
#1850
#1851
#1852
#1855
#1856
#186
#1862
#1865
#187
#1871
#1872
#1872
#1874
#1876
#1877
#1878
#188
#1881
#1884
#1885
#1886
#1887
#1888
#189
#1890
#1894
#1895
#1897
#1898
#1898
#1899
#19
#190
#1900
#1901
#1902
#1904
#1906
#1908
#1909
#191
#1911
#1912
#1913
#1913
#1915
#1915
#1916
#1918
#1919
#192
#1921
#1921
#1923
#1925
#1926
#1928
#1928
#1929
#193
#1932
#1936
#1937
#1938
#1939
#194
#1940
#1941
#1942
#1942
#1943
#1943
#1944
#1944
#1945
#1946
#1948
#1949
#195
#1951
#1952
#1953
#1954
#1955
#1956
#1958
#1959
#1959
#196
#1961
#1962
#1964
#1966
#1968
#1969
#197
#1971
#1972
#1973
#1974
#1975
#1975
#1978
#198
#1983
#1984
#1985
#1989
#1989
#199
#1990
#1990
#1991
#1992
#1993
#1994
#1995
#1996
#1997
#1998
#1999
#2
#20
#200
#2001
#2003
#2004
#2005
#2006
#2007
#2009
#201
#2011
#2012
#2016
#2017
#2018
#2019
#2019
#202
#2021
#2022
#2022
#2024
#2026
#2026
#2028
#203
#2030
#2033
#2035
#2036
#204
#2042
#2043
#2044
#2045
#2046
#2047
#2047
#2048
#2050
#2053
#2055
#2056
#2057
#2058
#2059
#206
#2060
#2063
#2065
#2066
#2068
#2069
#2070
#2070
#2073
#2073
#2074
#2074
#2075
#2076
#2077
#2077
#2078
#2079
#2081
#2082
#2083
#2086
#2087
#2087
#2089
#2090
#2093
#2095
#2097
#2098
#2099
#21
#210
#2100
#2101
#2102
#2104
#2105
#2105
#2106
#2106
#2111
#2113
#2115
#2116
#2116
#2117
#2118
#2119
#2120
#2122
#2123
#2125
#2127
#2128
#2129
#2130
#2131
#2133
#2133
#2135
#2137
#2139
#214
#2140
#2140
#2142
#2143
#2144
#2144
#2145
#2146
#2147
#2148
#2150
#2150
#2151
#2151
#2153
#216
#217
#218
#219
#22
#221
#222
#223
#235
#24
#240
#241
#243
#244
#246
#247
#25
#251
#252
#253
#254
#255
#257
#259
#26
#260
#261
#262
#263
#264
#266
#269
#27
#270
#271
#272
#274
#275
#276
#277
#278
#28
#280
#282
#283
#284
#285
#286
#29
#29
#293
#297
#30
#300
#302
#304
#305
#306
#307
#308
#309
#31
#310
#311
#312
#313
#315
#319
#32
#320
#321
#324
#326
#327
#328
#330
#331
#332
#336
#337
#338
#339
#34
#340
#349
#35
#351
#354
#357
#358
#359
#36
#360
#363
#366
#369
#37
#370
#373
#374
#375
#376
#378
#38
#380
#381
#382
#383
#386
#387
#389
#39
#390
#393
#395
#396
#397
#399
#40
#400
#401
#402
#403
#405
#408
#41
#410
#411
#412
#416
#418
#419
#42
#421
#422
#423
#424
#425
#426
#427
#429
#43
#430
#431
#432
#433
#434
#435
#436
#437
#439
#44
#440
#441
#442
#444
#445
#446
#447
#448
#45
#450
#451
#452
#458
#459
#462
#464
#467
#469
#47
#470
#472
#473
#474
#475
#476
#477
#478
#48
#481
#482
#483
#484
#485
#487
#488
#49
#490
#491
#492
#494
#496
#499
#5
#5
#50
#50
#500
#502
#503
#504
#505
#506
#507
#508
#509
#51
#510
#511
#513
#514
#516
#517
#518
#519
#52
#521
#523
#524
#526
#527
#53
#530
#531
#533
#534
#535
#536
#537
#538
#539
#541
#542
#543
#545
#547
#549
#55
#55
#550
#551
#552
#553
#555
#556
#557
#558
#559
#56
#562
#563
#564
#565
#567
#568
#569
#57
#570
#573
#574
#575
#576
#578
#579
#58
#580
#581
#582
#583
#584
#585
#587
#588
#59
#592
#593
#594
#595
#597
#598
#599
#60
#600
#602
#603
#604
#605
#606
#607
#61
#610
#611
#615
#617
#619
#620
#621
#622
#623
#624
#625
#626
#627
#63
#631
#632
#634
#635
#636
#637
#639
#64
#640
#642
#643
#644
#647
#649
#65
#650
#651
#652
#653
#654
#655
#656
#657
#659
#66
#661
#662
#663
#664
#665
#666
#668
#67
#671
#672
#673
#674
#675
#677
#678
#679
#68
#680
#681
#684
#688
#689
#69
#690
#691
#692
#696
#699
#7
#70
#70
#700
#701
#702
#703
#704
#705
#706
#707
#708
#709
#71
#711
#713
#714
#716
#718
#719
#72
#721
#722
#724
#725
#727
#729
#731
#732
#734
#735
#736
#737
#738
#742
#745
#747
#749
#75
#750
#754
#76
#76
#761
#762
#768
#77
#772
#774
#775
#776
#777
#777
#778
#78
#780
#781
#782
#784
#787
#788
#789
#79
#790
#791
#792
#793
#794
#795
#796
#797
#799
#80
#800
#801
#803
#805
#806
#807
#808
#809
#81
#810
#811
#813
#815
#816
#818
#819
#820
#821
#822
#823
#824
#830
#832
#833
#836
#838
#840
#841
#843
#845
#846
#847
#849
#850
#852
#853
#854
#857
#858
#859
#86
#860
#863
#864
#865
#866
#867
#868
#871
#872
#873
#874
#875
#877
#879
#88
#880
#881
#884
#885
#886
#887
#891
#892
#895
#896
#897
#899
#899
#9
#900
#901
#902
#904
#905
#906
#908
#91
#910
#911
#915
#916
#917
#918
#92
#920
#923
#924
#926
#926
#927
#93
#930
#931
#932
#936
#94
#940
#941
#942
#943
#945
#947
#948
#949
#95
#952
#953
#956
#957
#958
#96
#961
#962
#964
#965
#967
#969
#970
#975
#976
#977
#978
#978
#979
#98
#980
#986
#987
#988
#99
#992
#993
#994
#995
#998
2020.04
2020.08
2020.12
2021.04
2021.08
2021.12
2022.04
2022.08
2022.12
2023.04
2023.08
2023.12
2024.04
2024.08
-
f8dc03810d
build: efinix: use LiteXContext to get platform
Fin Maaß
2024-09-26 15:48:31 +0200 -
afcc477c4e
efinix: common: replace
is_inclk_inverted
Fin Maaß2024-09-25 11:10:18 +0200 -
a605e75873
efinix: ifacewriter: remove deprecated GPIO properties
Fin Maaß
2024-09-25 11:04:59 +0200 -
2c3536720c
efinix: ifacewriter: add
in_clk_inv
for GPIO INPUT block Fin Maaß2024-09-25 11:00:50 +0200 -
10ab1b76c0
efinix: ifacewriter: fix
out_reg
in GPIO INOUT block Fin Maaß2024-09-25 10:59:39 +0200 -
a5747232d5
b4c4e890e5
intob135f71512
Fin Maaß2024-09-26 13:20:04 +0200 -
b135f71512
build/efinix/common: Disable SDRInput for now since breaking designs, needs to be investigated.
Florent Kermarrec
2024-09-26 12:58:54 +0200 -
b5e91473b7
build/efinix/common: Update EfinixSDRInputImpl and minor cleanup.
Florent Kermarrec
2024-09-26 11:50:37 +0200 -
0e337e2079
2024-09-26 11:43:20 +0200 -
a19fbb70c4
2024-09-26 11:42:34 +0200 -
b11cc8c3eb
2024-09-26 11:42:02 +0200 -
39d292a3c7
build/efinix/common: Deprecate passing clk as str to avoid previous approach with pre-generated names.
efinix_iface_signal_names
Florent Kermarrec
2024-09-26 10:37:54 +0200 -
a3a55fc8fb
build/efinix/common: Directly pass ClockSignal/Signal to blocks and let the build resolve names.
Florent Kermarrec
2024-09-26 10:14:42 +0200 -
fde9d2e4ad
build/efinix/efinity: Add resolve_iface_signal_names method to automatically resolve ClockSignal/Signal names passed in the blocks.
Florent Kermarrec
2024-09-26 10:12:33 +0200 -
61f715e6e7
SDRInput
Fin Maaß2024-09-25 17:17:53 +0200 -
c3e87367c3
soc/cores/vexriscv_smp: Add the generation of the default sim config (https://github.com/litex-hub/linux-on-litex-vexriscv/issues/405)
Dolu1990
2024-09-25 10:38:20 +0200 -
b86d76baed
build/sim/core/veril.cpp: Flush trace file on finish, fix issue with empty .fst dumps with short simulations.
Florent Kermarrec
2024-09-25 08:53:57 +0200 -
8a6264c4f6
2024-09-24 11:59:28 +0200 -
c95a6e041c
soc/interconnect/stream: Add Delay module.
Florent Kermarrec
2024-09-23 12:23:29 +0200 -
b2f63b37cc
CHANGES.md: Update.
Florent Kermarrec
2024-09-20 13:00:40 +0200 -
427ec10cc4
CONTRIBUTORS: Update.
Florent Kermarrec
2024-09-20 12:43:18 +0200 -
726d39f40d
LICENSE: Bump year.
Florent Kermarrec
2024-09-20 12:39:28 +0200 -
b4c4e890e5
2024-09-19 11:13:22 +0200 -
68d5e590dd
build: io.py: add QDR input, output and tristate
Fin Maaß
2024-09-19 11:11:20 +0200 -
baff4c69fe
2024-09-19 11:59:06 +0200 -
033ec13f08
2024-09-19 11:53:55 +0200 -
6e9dffdbf5
soc/core/hyperbus: Avoid combinatorial loop on write bursts (Reported when building with Vivado).
Florent Kermarrec
2024-09-19 11:10:51 +0200 -
ad2c3fcea7
soc/cores/cpu/vexiirscv: Add standard variant to allow compilation without specifying --cpu-variant.
Florent Kermarrec
2024-09-19 09:21:13 +0200 -
f1e1f3530e
build/efinix/ifacewriter.py: allows the use of ClockSignal for IN_CLK_PIN (gpio)
Gwenhael Goavec-Merou
2024-09-19 09:14:30 +0200 -
aca959b059
build/efinix/common.py: ClkInput: added ClockSignal support
Gwenhael Goavec-Merou
2024-09-18 15:25:20 +0200 -
e072156b93
build/xilinx/platform.py: added xc7s to the list of device supporting jtag access
Gwenhael Goavec-Merou
2024-09-19 06:49:44 +0200 -
fc68f031a1
soc/cores/jtag.py: added Spartan7 definition for BSCANE2
Gwenhael Goavec-Merou
2024-09-19 06:49:10 +0200 -
9bacbe130b
2024-09-17 14:58:51 +0200 -
1c583e4eaf
2024-09-16 11:41:33 +0200 -
a350d2e909
soc/interconnect/stream: Add optional CSR to Multiplexer/Demultiplexer and Crossbar module with mux and demux.
Florent Kermarrec
2024-09-13 19:21:16 +0200 -
2a19a61e05
build/xilinx/vivado: Fix typo.
Florent Kermarrec
2024-09-13 10:39:13 +0200 -
99550809b3
2024-09-13 08:36:40 +0200 -
dc8c1bd9cd
build/xilinx/vivado: Rename opt_directive to vivado_opt_directive for consistency with other directives.
Florent Kermarrec
2024-09-12 18:04:25 +0200 -
203c9816b2
integration/soc/add_etherbone: Allow 64-bit support now that validated.
Florent Kermarrec
2024-09-12 13:38:13 +0200 -
4549bf11ea
2024-09-12 17:04:39 +0800 -
2fd8c2cd61
sim: add HW_PREAMBLE_CRC for ethernet
Matthias Breithaupt
2024-09-12 08:22:00 +0200 -
b41a526e81
2024-09-11 11:54:14 +0200 -
11c7b69fd4
2024-09-11 11:53:52 +0200 -
7b3f1509d1
2024-09-11 11:21:53 +0200 -
3966e3438c
2024-09-11 11:15:56 +0200 -
dc8b74cc58
2024-09-10 18:40:10 +0200 -
a80f290d80
soc/cores/clock/efinix.py: fill platform.clks with clkout mapping cd/clk_out_name. litex/build/efinix/ifacewriter.py: generate_lvds: when slow_clk/fast_clk are ClockSignal uses platform.clks to map between domain and signal name
Gwenhael Goavec-Merou
2024-09-10 18:07:34 +0200 -
ad09ffc150
soc/cores/clock/efinix.py: register_clkin: uses clkin.name_override as input_signal name when name is not provided and PLL is configured in CORE or INTERNAL mode, create_clkout: added PLL name in clk_name str
Gwenhael Goavec-Merou
2024-09-10 18:01:40 +0200 -
109ae17e9e
build/efinix/common.py: replaced i as str by a ClockDomain
Gwenhael Goavec-Merou
2024-09-10 17:56:49 +0200 -
d1aec39a62
soc/cores/clock/efinix.py: create_clkin try to extract input_signal from name OR from clkin
Gwenhael Goavec-Merou
2024-09-10 16:34:09 +0200 -
0d5fb367da
build/efinix/ifacewriter.py: LVDS: when clk is a clockSignal uses platform.clk mapping dict to obtain signal name
Gwenhael Goavec-Merou
2024-09-10 15:44:05 +0200 -
3e20fcd16c
build/efinix/platform.py: added a list to store mapping between cd name and signals name (WIP)
Gwenhael Goavec-Merou
2024-09-10 15:42:35 +0200 -
438c12b6df
soc/cores/clock/efinix.py: push mapping between cd names and signal name (WIP)
Gwenhael Goavec-Merou
2024-09-10 15:41:29 +0200 -
bdebbad1b4
cd3364a433
into458e0057f2
AndrewD2024-09-10 14:12:20 +0200 -
8e1bb6b333
build/efinix/common.py: ClkOutput now must receive a ClockSignal
Gwenhael Goavec-Merou
2024-09-10 11:26:48 +0200 -
b3a7ceb16d
soc/cores/clock/efinix.py: uses self.name for clk_name, remove add_period_constraints
Gwenhael Goavec-Merou
2024-09-10 11:08:17 +0200 -
276aa6e00a
soc/cores/clock/efinix.py: added pll+id in clkout name
Gwenhael Goavec-Merou
2024-09-10 08:16:17 +0200 -
e5f2d43ae3
litex/build/efinix/common.py add EfinixDDRTristate binding
Dolu1990
2024-09-05 16:12:32 +0200 -
9d751e9ab1
build/efinix: add a few IO primitives, IO constraints, but mainly it rework how the SDC are handled
Dolu1990
2024-09-05 15:21:12 +0200 -
458e0057f2
soc/interconnect/wishbone: Add Bypass mode on Cache when cachesize == 0 and similar data_widths.
Florent Kermarrec
2024-09-09 18:18:59 +0200 -
5cd1a57080
soc/interconnect/wishbone: Cosmetic cleanup on Cache.
Florent Kermarrec
2024-09-09 18:16:40 +0200 -
e06045c576
2024-09-09 14:12:50 +0200 -
2db93c8e78
core/vexiiriscv: improve l2 timings
Dolu1990
2024-09-06 16:05:34 +0200 -
a1a3e846ac
2024-09-06 08:32:11 +0200 -
bd03c496a1
bios: add spiram
Fin Maaß
2024-09-05 12:02:28 +0200 -
599c6dde37
2024-09-05 16:12:32 +0200 -
c0fddb6561
build/efinix: add a few IO primitives, IO constraints, but mainly it rework how the SDC are handled
Dolu1990
2024-09-05 15:21:12 +0200 -
642cfbe9a7
soc/cores/vexiiriscv: update clocks + add video framebuffer support
Dolu1990
2024-09-05 15:16:15 +0200 -
e62d84b77b
Revert "soc/cores/vexiiriscv: update clocks + add video framebuffer support"
Dolu1990
2024-09-05 15:15:49 +0200 -
0ea6dd91aa
soc/cores/vexiiriscv: update clocks + add video framebuffer support
Dolu1990
2024-09-05 15:13:35 +0200 -
fa47c62b6d
2024-09-05 14:40:34 +0200 -
f512c65077
vexiiriscv git update
Dolu1990
2024-09-05 13:17:22 +0200 -
2190ca403a
core/usb_ohci: fix SDRTristate clock
Dolu1990
2024-09-05 10:17:22 +0200 -
f67b39739e
soc/integration/add_ethernet: Expose full_memory_we parameter.
Florent Kermarrec
2024-09-05 10:18:12 +0200 -
1f2418de3b
core/usb_ohci: fix SDRTristate clock
usb_ohci_phy_fix
Dolu1990
2024-09-05 10:17:22 +0200 -
84e7e816c7
efinix: pll now force the generated clock into cd.clk *WARNING*
Dolu1990
2024-09-05 10:16:43 +0200 -
d3161ad74c
build/efinix/platform: fix get_pin_name()
Andrew Dennison
2024-02-26 03:32:50 +0000 -
eda553aeaa
2024-09-03 17:54:27 +0200 -
d0215001f4
build/altera/common: added special AsyncResetSynchronizer based on altera_std_synchronizer_nocut
Gwenhael Goavec-Merou
2024-09-03 17:47:40 +0200 -
a90ab9dcca
efinix: Merge pt.sdc to the litex sdc to get constraints right
Dolu1990
2024-09-03 12:05:26 +0200 -
dc29b6f4e5
CHANGES.md: Update.
Florent Kermarrec
2024-09-03 09:43:29 +0200 -
4152d22065
Revert "build/efinix/platform: fix get_pin_name()"
Gwenhael Goavec-Merou
2024-09-03 08:51:39 +0200 -
3de5832b9c
vexiiriscv: Now use pll.locked for debug reset
Dolu1990
2024-09-03 07:58:24 +0200 -
19b3f24d9f
efinix: ifacewriter support drive strength and slew
Dolu1990
2024-09-03 07:57:30 +0200 -
e01ce6f948
efinix: ifacewriter support drive strength and slew
Dolu1990
2024-09-03 07:55:25 +0200 -
3bdbe1ebcf
CHANGES.md: Update.
Florent Kermarrec
2024-09-02 14:20:09 +0200 -
af0dc7f98b
2024-09-02 14:08:07 +0200 -
babe233407
build/gowin/apicula: only append _packer_opts with known use_xxx (drop options only required by Gowin's software)
Gwenhael Goavec-Merou
2024-09-01 09:55:01 +0200 -
3da470048a
build/gowin/apicula: append _synth_opts with specific requirements according to FPGA model
Gwenhael Goavec-Merou
2024-09-01 09:53:24 +0200 -
658774c965
222848298f
into15cd556750
AndrewD2024-08-31 17:26:52 -0400 -
2f2b292e06
vexii add with-cpu-clk
Dolu1990
2024-08-30 18:16:56 +0200 -
15cd556750
2024-08-30 15:38:59 +0200 -
61b54aa491
soc/integration/soc: Fix add_peripheral.
Florent Kermarrec
2024-08-30 12:08:00 +0200 -
c554752e8a
soc/cores/hyperbus: Add automatic read burst detection.
hyperram_new
Florent Kermarrec
2024-08-29 19:39:56 +0200 -
c14f1d0816
vexiiriscv add video support
Dolu1990
2024-08-30 10:44:36 +0200 -
5fb873d209
efinix: Add support for more IO
Dolu1990
2024-08-30 10:44:10 +0200 -
3bde3e9848
soc/cores/hyperbus: Add automatic write burst detection.
Florent Kermarrec
2024-08-29 16:24:12 +0200 -
fac80c3a51
soc/cores/hyperbus: Full rewrite of HyperRAM core.
Florent Kermarrec
2024-08-26 11:24:16 +0200 -
cc3f13670a
Merge pull request #2050 from Dolu1990/efinix_pll_ext_fix
Dolu1990
2024-08-28 20:13:03 +0200 -
d4003b8cfa
efinix add SCHMITT_TRIGGER support
Dolu1990
2024-08-28 19:59:30 +0200