Peter McGoron
b3a79f41ec
refactoring: move dma simulation to verilog
2023-01-30 13:54:17 +00:00
Peter McGoron
4afc655104
more refactoring
2023-01-30 13:07:34 +00:00
822e2d4a77
Added more comments to file
2023-01-29 16:31:15 -05:00
f3e8415171
Added Menu to control_loop_sim.cpp
...
I was able to add the menu to the file and I fixed some bugs that came up.
For some reason the seed value (a.k.a. P value) does not accept strings or char values so I left the set_value
as is and same for the I value I don't know what the value is that is within the set_value. But everything seems
to work the way it's intended to.
2023-01-29 16:25:24 -05:00
Peter McGoron
195a9c5042
boilerplate.cpp: remove
2023-01-28 00:25:09 +00:00
Peter McGoron
c7dadc5681
bram: more refactor
2023-01-27 22:58:29 +00:00
Peter McGoron
285b6d9501
refactor bram interface simulation
2023-01-27 22:27:20 +00:00
Peter McGoron
c68027f24f
Merge branch 'master' of ssh://github.com/phm19a/upsilon
2023-01-23 05:00:08 +00:00
Peter McGoron
b1ba3434cf
autoapproach: add reset test to bram
2023-01-23 04:58:38 +00:00
Peter McGoron
65b1436e0b
autoapproach: test refreshing bram
2023-01-23 04:47:12 +00:00
Peter McGoron
034f76da41
autoapproach: add bram and test
2023-01-23 04:43:51 +00:00
00ac3e03dc
Added comments
...
I added a few comments to review what I have to change and what I need to start coding.
2023-01-20 15:24:24 -05:00
Peter McGoron
7ceaa730d9
remove hardcoded P and I changes
2023-01-12 19:19:19 +00:00
Peter McGoron
6604e35b89
autoapproach draft #1
2022-12-28 19:32:35 +00:00
Peter McGoron
96e9a3d043
raster simulate
2022-12-23 20:22:48 +00:00
Peter McGoron
013774e28b
raster_sim: rewrite to fit new module definitions
2022-12-21 05:56:49 +00:00
Peter McGoron
a79ace9568
raster_cmds: add
2022-12-21 05:24:33 +00:00
Peter McGoron
a918d74f05
introduce control interface; pack adc_data bits into large vector instead of an array
2022-12-21 05:16:15 +00:00
Peter McGoron
ac0ed9e2a7
yosys does not support input arrays
2022-12-20 06:25:45 +00:00
Peter McGoron
a2acccbca6
misc
2022-12-20 06:07:54 +00:00
Peter McGoron
4ba004336c
ram_shim: simulate
2022-12-20 05:51:05 +00:00
Peter McGoron
15480f11da
ram_fifo: add empty and full ports
2022-12-18 06:06:44 +00:00
Peter McGoron
1be89f314c
simulate and verify ram_fifo and ram_fifo_dual_port
2022-12-17 18:39:58 +00:00
Peter McGoron
60404cd026
ram_fifo.v: add simulator debugging checks
2022-12-17 10:18:15 -05:00
Peter McGoron
f0f1750a9a
add ram_fifo_dual_port wrapper to single port FIFO
2022-12-17 10:03:06 -05:00
Peter McGoron
3612148ee1
raster/ram_fifo: correct misspelling
2022-12-17 09:56:57 -05:00
Peter McGoron
f536a41784
control_loop: remove reg keyword, yosys doesnt like it
2022-12-17 09:56:26 -05:00
Peter McGoron
644f4142a2
raster work
2022-12-17 00:46:04 +00:00
Peter McGoron
ffdf4fb2f2
import Xilinx FIFO36E1 simulation
2022-12-16 20:46:00 +00:00
Peter McGoron
59b6efce7e
raster_sim.v: add and lint
2022-11-26 12:00:10 -05:00
Peter McGoron
a12fbf8af2
ram_shim: add and lint
2022-11-26 11:53:57 -05:00
Peter McGoron
c8d7572db5
raster.v: lint
2022-11-26 11:47:06 -05:00
Peter McGoron
9282c33cce
add ram shim
2022-11-24 11:07:30 -05:00
Peter McGoron
1ed48fbc90
control_loop_sim: add comments
2022-11-24 10:08:00 -05:00
Peter McGoron
cef639784b
control_loop_sim: modify second P value
2022-11-24 10:00:05 -05:00
Peter McGoron
1d54b41735
fix bit width bug
2022-11-24 09:55:15 -05:00
Peter McGoron
33ec8351d8
correctly (and crudely) simulate control loop
...
Issue was that the ADC cycle half wait (SCK delay) was too fast
for the input buffering (since MISO and MOSI are physical inputs
and not FPGA wires).
2022-11-24 09:48:19 -05:00
Peter McGoron
6ad2de97cf
sketch out raster scan
2022-11-24 00:50:21 -05:00
Peter McGoron
adb81e201e
fix dac simulation
2022-11-21 22:56:40 -05:00
Peter McGoron
5ff6b279b0
reverify math
2022-11-21 22:24:37 -05:00
Peter McGoron
79cae3dd66
(somewhat) fix counter
2022-11-21 22:08:25 -05:00
Peter McGoron
cfb0f92528
fix adc_sim
2022-11-21 22:04:46 -05:00
Peter McGoron
5909f548d5
control loop simulator passes lint
2022-11-21 21:41:50 -05:00
Peter McGoron
0114c449c3
correct simulation of control loop
2022-11-19 12:55:55 -05:00
Peter McGoron
a0450fb0ff
control_loop_math: fix compile errors and verify simulation
2022-11-18 19:27:29 -05:00
Peter McGoron
0c10dc921c
more work on control_loop
...
* Make SPI masters internal to control loop module
* Rename commands to use I isntead of alpha
* add ADC value -> DAC value conversion to control loop math
2022-11-18 19:11:56 -05:00
Peter McGoron
3a23ac6e92
control_loop; add dirty bit to decrease the amount of comparisons
2022-11-17 19:14:24 -05:00
Peter McGoron
29e0e8dfb3
integrate control_loop_math into control_loop
2022-11-17 19:07:21 -05:00
Peter McGoron
82ff659a44
add DAC ramp
2022-11-17 17:32:32 -05:00
Peter McGoron
0907a76c22
import spi v0.2
2022-11-14 08:43:16 -05:00
Peter McGoron
50ea679e02
Rewrite control_loop_math and simulate
...
Replace specialized math nodes with single multiplier: each constant
must be resized to fit in the multiplier. Simplifies design at the
cost of speed.
2022-11-13 18:03:55 -05:00
Peter McGoron
88c42a9f4a
add printing of fixed point values in C++
2022-11-12 01:44:30 -05:00
Peter McGoron
c21e2bbb63
add calculate dt module with simulation
2022-11-11 22:42:06 -05:00
Peter McGoron
7637a1db9a
import updated boothmul
2022-11-11 22:14:50 -05:00
Peter McGoron
45f815c5d3
changes
2022-11-11 21:57:58 -05:00
Peter McGoron
7a341a9632
yosys does not like calculated parameters
2022-10-30 15:37:45 -04:00
Peter McGoron
ba901a80d7
separate math into other file
2022-10-28 17:31:23 -04:00
Peter McGoron
653040fb67
clarify licenses
2022-10-27 17:55:57 -04:00
Peter McGoron
4f85146d61
add cycle count for each iteration
2022-10-23 14:21:31 -04:00
Peter McGoron
0a435f6dc8
rename control loop verilog simulation top level module to more descriptive name
2022-10-22 01:58:37 -04:00
Peter McGoron
7971f8ea98
change heading
2022-10-22 01:55:56 -04:00
Peter McGoron
644929ef8a
move documentation to other file
2022-10-22 01:55:15 -04:00
Peter McGoron
91cbf56b02
integrate adding stored dac value into rtrunc
2022-10-22 01:52:58 -04:00
Peter McGoron
f361cac01b
make values update on the start of the control loop, and make resets only take effect after the control loop has completed an iteration
2022-10-21 17:38:07 -04:00
Peter McGoron
12686391ee
use integer saturation for dac value adjustment
2022-10-20 19:43:13 -04:00
Peter McGoron
2a300b9438
write total value to dac, not adjustment vlaue
2022-10-20 15:42:24 -04:00
Peter McGoron
c42e2fe419
add write-read interface to control loop
2022-10-18 07:10:06 -04:00
Peter McGoron
dc2b1fe339
move SPI master out of control loop design
2022-10-17 14:37:37 -04:00
Peter McGoron
0ef00c15d7
move simulators to the same directory of the simulated core
2022-10-17 00:45:19 -04:00
Peter McGoron
029cc53c5f
some more changes
2022-10-17 00:44:30 -04:00
Peter McGoron
5125719a1f
move control loop stub code to control loop rtl
2022-10-12 08:48:34 -04:00
Peter McGoron
7ca119d45f
soc.py legal
2022-09-17 00:58:15 -04:00
Peter McGoron
e8bbc1303e
add readme and COPYING
2022-09-17 00:35:47 -04:00
Peter McGoron
0298299402
add everything im working on
2022-09-16 18:01:34 -04:00
Peter McGoron
1add778b51
change CSR types
2022-07-27 09:32:49 -04:00
Peter McGoron
01cbcb5fae
add verilog SPI
2022-07-21 17:07:52 -04:00
Peter McGoron
9a0d590cf1
dont bring in csr locations when not necessary
2022-07-14 15:46:38 -04:00
Peter McGoron
592939f5bd
change pinout
2022-07-14 15:10:58 -04:00
Peter McGoron
32b96eaf9a
add macros for number of adcs and dacs
2022-07-13 15:35:42 -04:00
Peter McGoron
2e42fef4ef
Makefiles depend on generated files
2022-07-13 14:11:56 -04:00
Peter McGoron
f3c29d57d4
cast csr locations to supress errors
2022-07-13 12:11:47 -04:00
Peter McGoron
675e4adc27
add pin_io.h to clean
2022-07-12 15:37:57 -04:00
Peter McGoron
6cbc83f1ab
add generate_csr_locations
2022-07-12 15:36:50 -04:00
Peter McGoron
49c50cbe07
add devicetree generation
2022-07-12 15:22:14 -04:00
Peter McGoron
930b5ec8af
cleanup
2022-07-12 13:30:28 -04:00
Peter McGoron
NickAA