Dolu1990
|
54581f6d9e
|
Fix #117 DataCache mem blackboxing
|
2020-03-02 14:23:59 +01:00 |
|
Charles Papon
|
25d880f6c7
|
Fix synthesis bench
|
2020-02-28 18:20:08 +01:00 |
|
Charles Papon
|
c94d8f1c6c
|
Fetcher and IBusSimplePlugin flush reworked
|
2020-02-28 17:23:44 +01:00 |
|
Charles Papon
|
492310e6fa
|
DBusCachedPlugin fix noWriteBack redo priority
|
2020-02-28 17:21:59 +01:00 |
|
Charles Papon
|
76d063f20a
|
Fix MulPlugin keep attribute
|
2020-02-24 22:43:08 +01:00 |
|
Charles Papon
|
485b4a5838
|
Improve maxPerf configs
|
2020-02-23 23:52:43 +01:00 |
|
Charles Papon
|
fad09e805f
|
Add Fetcher.predictionBuffer option to pipeline BRANCH_TARGET, higher FMax, about 1 ns critical path gain on Arty7 => 5 ns
|
2020-02-23 23:18:27 +01:00 |
|
Charles Papon
|
67d2071a32
|
typo
|
2020-02-23 23:17:02 +01:00 |
|
Charles Papon
|
c8016e90a4
|
MulPlugin now add KEEP attribute on RS1 and RS2 to force Vivado to not retime it with the DSP
|
2020-02-23 20:25:31 +01:00 |
|
Charles Papon
|
01e5112680
|
Fetcher RVC ensure redo keep PC(1)
Fix BranchTarget RVC inibition
|
2020-02-23 10:44:44 +01:00 |
|
Charles Papon
|
5ea0b57d1b
|
Fix BRANCH_TARGET with RVC patch
|
2020-02-22 11:53:47 +01:00 |
|
Charles Papon
|
41008551c1
|
CsrPlugin redo interface do not need next pc calculation
|
2020-02-21 20:01:35 +01:00 |
|
Charles Papon
|
4ad1215873
|
Fix iBusSimplePlugin MMU integration
|
2020-02-21 13:28:42 +01:00 |
|
Charles Papon
|
befc54a444
|
No more Fetcher flush() API as it can now be done via the decoder.flushNext
|
2020-02-21 13:28:29 +01:00 |
|
Charles Papon
|
32fade50e5
|
Fix fetcher decompressor when driving decode stage
|
2020-02-21 02:03:29 +01:00 |
|
Charles Papon
|
59508d5b57
|
Fix target branch prediction for RVC, all default configs pass dhrystone
|
2020-02-20 02:27:57 +01:00 |
|
Charles Papon
|
a684d5e4d1
|
Rework/clean decompressor logic
|
2020-02-19 01:20:52 +01:00 |
|
Charles Papon
|
a7440426fd
|
Fix FetchPlugin redo gen condition
Fix injectorFailure reset
|
2020-02-18 01:00:11 +01:00 |
|
Charles Papon
|
f63c4db469
|
Fix CsrPlugin pipeline liberator
|
2020-02-18 00:59:39 +01:00 |
|
Charles Papon
|
e0cd9a6e06
|
clean iBusRsp redo
|
2020-02-17 22:45:34 +01:00 |
|
Charles Papon
|
0e0a568743
|
Apply DYNAMIC_TARGET correction all the time
|
2020-02-17 21:43:02 +01:00 |
|
Charles Papon
|
e23295f06e
|
Fix Fetcher pcValid pipeline
|
2020-02-17 19:29:41 +01:00 |
|
Charles Papon
|
9e75e2cb58
|
IBusFetcher disable pcRegReusedForSecondStage when using fetch prediction.
Fix some fetch flush
DYNAMIC_PREDICTION start to work again
|
2020-02-17 14:36:08 +01:00 |
|
Charles Papon
|
8be50b8e3d
|
IBusFetcher now support proper iBusRsp.redo/flush
|
2020-02-17 12:50:12 +01:00 |
|
Charles Papon
|
ebfa9e6577
|
Merge branch 'dev' into rework_fetch
|
2020-02-16 18:52:31 +01:00 |
|
Charles Papon
|
29f85a7ae2
|
Remove INSTRUCTION_READY
Add proper Fetcher.ibusRsp.flush
prediction are disabled yet
much is broken for sure, WIP
|
2020-02-16 18:44:10 +01:00 |
|
Charles Papon
|
3d34d754a9
|
Remove usages of implicit string to B/U/S
|
2020-02-15 10:11:00 +01:00 |
|
Charles Papon
|
5b8febb977
|
Revert "Revert "Merge branch 'master' into dev""
This reverts commit c01c256757.
Fix dBusCachedPlugin relaxedMemoryTranslationRegister when mmu translation is done in the execute stage
|
2020-01-29 22:37:09 +01:00 |
|
Charles Papon
|
c01c256757
|
Revert "Merge branch 'master' into dev"
This reverts commit b5374433a5, reversing
changes made to f01da9c73b.
|
2020-01-29 15:20:13 +01:00 |
|
Charles Papon
|
b5374433a5
|
Merge branch 'master' into dev
|
2020-01-29 12:50:41 +01:00 |
sebastien-riou
|
badc38d645
|
Merge remote-tracking branch 'origin/master' into arty
|
2020-01-17 00:54:19 +01:00 |
|
sebastien-riou
|
1fb1e358bb
|
fix makefile clean target
|
2020-01-17 00:49:35 +01:00 |
|
sebastien-riou
|
97b2838d18
|
Murax on Digilent Arty A7-35
|
2020-01-16 21:58:55 +01:00 |
|
sebastien-riou
|
de9f704de2
|
better pin names in scala, bootloader without magic word
|
2020-01-13 21:58:08 +01:00 |
|
Charles Papon
|
f01da9c73b
|
CsrPlugin add printCsr
|
2020-01-13 20:44:55 +01:00 |
|
sebastien-riou
|
b866dcb07f
|
XIP on Murax improvements
|
2020-01-12 16:08:14 +01:00 |
|
Charles Papon
|
4c7025b964
|
Fix xtval when no exception and read_only
|
2020-01-06 20:07:23 +01:00 |
|
Charles Papon
|
2a06907902
|
fix compilation
|
2019-12-24 01:09:55 +01:00 |
|
Charles Papon
|
3b494e97cd
|
Moved KeepAttribute to spinal.lib
|
2019-12-24 00:43:36 +01:00 |
|
Charles Papon
|
052c8dd602
|
Fix inWfi naming, fix regressions
|
2019-12-20 00:21:55 +01:00 |
|
Charles Papon
|
0702f97806
|
CsrPlugin add wfiOutput
|
2019-12-19 22:55:17 +01:00 |
|
Charles Papon
|
e25dfb4fbf
|
CsrPlugin now make SATP write rescheduling the next instruction
|
2019-12-09 22:23:07 +01:00 |
|
Charles Papon
|
744b040c70
|
Sync CFU progress
|
2019-11-29 11:50:00 +01:00 |
|
Charles Papon
|
7ae218704e
|
CsrPlugin now implement a IWake interface
DebugPlugin now wake the CPU if a halt is asked to flush the pipeline
|
2019-11-19 18:36:53 +01:00 |
|
Charles Papon
|
6d0d70364c
|
Add BranchPlugin.decodeBranchSrc2 for branch target configs
|
2019-11-08 14:01:53 +01:00 |
|
Charles Papon
|
4fe7fa56c7
|
GenCustomInterrupt demo now enabled vectored interrupt
|
2019-11-07 19:55:26 +01:00 |
|
Charles Papon
|
bb405e705b
|
Add UserInterruptPlugin
|
2019-11-07 19:52:45 +01:00 |
|
Charles Papon
|
8839f8a8e9
|
Fix DBus AXI bridges from writePending counter deadlock
|
2019-11-03 16:45:24 +01:00 |
|
Charles Papon
|
2bf6a536c9
|
Fix DBus AXI bridges from writePending counter deadlock
|
2019-11-03 16:44:09 +01:00 |
|
Charles Papon
|
bd2787b562
|
RegFilePlugin project X0 against boot glitches if no x0Init but zeroBoot
|
2019-11-01 16:24:07 +01:00 |