efd6c8b0aa
targets/alinx_axu2cga,xilinx_zcu216,xilinx_kv260: remove csr definition and GP0 connection to the SoC: now handled by znqmp core CPU
2024-06-19 07:54:50 +02:00
07881259a5
litex_acorn_baseboard_mini: Assert cleanups.
2024-06-18 17:41:01 +02:00
6857418deb
litex_acorn_baseboard_mini: Allow simultaneous pcie and ethernet.
2024-06-18 13:56:08 +02:00
805a520b5a
litex_acorn_baseboard_mini: Fix and test PCIe Gen2 X1 with it.
2024-06-18 09:14:08 +02:00
27b99d4169
targets/lambdaconcept_ecpix5.py: allows configuring eth_ip/remote_ip/dynamic
2024-06-14 15:58:25 +02:00
635e932084
targets/lambdaconcept_ecpix5.py: added argument to select version (r02 by default)
2024-06-14 15:57:11 +02:00
1b22061e93
litex_acorn_baseboard_mini: Add PCIe support (Not yet buildable with Ethernet or SATA due to GTPE2_COMMON sharing).
2024-06-13 17:46:16 +02:00
ed6ff8f4fe
targets: Switch to LiteX byte size definitions.
2024-06-13 10:04:19 +02:00
1013a53240
Merge pull request #587 from akioolin/master
...
Add HSEDA XC7A35T board support
2024-06-11 18:50:06 +02:00
8bb3caee5f
targets/quicklogic_quickfeather: updated qlal4s3b_cell_macro Clock and Reset signals (similar fix to #1797 )
2024-05-30 08:37:14 +02:00
3c181106b8
Add HSEDA XC7A35T board support
...
Add HSEDA XC7A35T board support
2024-05-21 21:00:27 +08:00
7cfc622353
Merge pull request #583 from hansfbaier/alientex_davincipro
...
alientek davincipro: fix speedgrade
2024-04-23 15:54:33 +02:00
a6b8457111
target/efinix_ti60_f225: Add L2 Cache (16KB for now) to improve perfs/Coremark.
2024-04-23 11:45:07 +02:00
e4a15f6064
targets/alinx_axau15: Remove unwanted add_sdcard() call.
2024-04-23 11:40:01 +02:00
e0e2bf8f97
add Alientek DaVinci Pro FPGA board
2024-04-22 14:44:53 +07:00
110c051779
add Alientek DaVinci Pro FPGA board
2024-04-22 13:46:39 +07:00
aaab2dcfe2
alinx_axau15: Add PCIe speed support (Gen3 or Gen4) and add SDCard parameter.
2024-04-19 14:35:13 +02:00
3dc2fb9c0d
ti60_f225_dev_kit: Remove Ethernet/Etherbone debug that is no longer useful.
2024-04-12 12:21:36 +02:00
fad45b45c1
targets/limesdr_mini_v2.py: allows using jtag_uart and added a note to load a demo firmware with litex_term + jtag_uart
2024-04-11 15:12:17 +02:00
62b5b58aec
platforms,targets/xilinx_zc706: added choice between vivado(default) and openFPGALoader, re-enable DDR
2024-04-08 20:38:09 +02:00
d2d38794f4
Merge pull request #579 from hansfbaier/qmtech-altera-sdram-attrs
...
Better Altera SDRAM IO properties for more speed
2024-04-04 10:56:37 +02:00
44ab802ae6
Merge pull request #577 from hansfbaier/qmtech-ddr3-fix
...
qmtech_artix7_fgg676/fbg484: fix wrong memory chip type
2024-04-04 10:55:06 +02:00
bce119e0c3
litex_acorn_baseboard_mini: Proper fix to allow simultaneous Ethernet and SATA.
...
Tested successfully with ./litex_acorn_baseboard_mini.py --with-etherbone --with-sata --build --load.
-> Able to ping 192.168.1.50
-> Able to initialize SATA:
litex> sata_init
Initialize SATA...
Model: WDC WDS120G1G0A-00SS50
Capacity: 120GB
Successful.
2024-04-04 10:52:56 +02:00
d24e69c112
litex_acorn_baseboard_mini: Try to share QPLL to allow enabling SATA and Ethernet/Etherbone simultaneously.
2024-04-03 12:04:36 +02:00
934002e7e6
targets/alinx_axau15: Avoid USPHBMPCIEPHY workaround.
2024-04-02 12:46:11 +02:00
e4c4391a9c
colorlight_i9plus: Switch to OpenFPGALoader for loading bitstreams.
2024-04-02 08:44:25 +02:00
7d89aa0fe9
qmtech altera boards: sdram io properties for more speed
2024-03-30 20:43:41 +07:00
2392473b89
targets/xilinx_zc706: typo ZCU -> ZC
2024-03-30 11:54:28 +01:00
a72f2a2e68
targets/xilinx_zc706: typo...
2024-03-29 07:18:19 +01:00
27dce96bf8
targets/xilinx_zc706: SFP/etherbone working: added a note to use it
2024-03-29 07:16:53 +01:00
917ae33351
targets/xilinx_zc706: temporary disabled ddr3
2024-03-29 07:11:06 +01:00
5629f9e97a
qmtech_artix7_fgg676: fix wrong memory chip type
2024-03-29 08:41:19 +07:00
2505aeb9b4
qmtech_wukong: Switch to direct instance of LiteEthPHYGMII since hybrid MII/GMII does not seems to work correctly.
2024-03-28 16:02:55 +01:00
b6b3226192
qmtech_wukong: Add --remote-ip argument.
2024-03-28 15:50:54 +01:00
4ca13943eb
qmtech_wukong: Change --board-version to --revision as on other boards.
2024-03-28 15:30:57 +01:00
4df2ab98e7
qmtech_wukong: Add V3 support and minor cleanups.
2024-03-28 15:23:58 +01:00
9235468ce1
qmtech_wukong: Minor cleanups.
2024-03-28 14:50:03 +01:00
57a9970257
xilinx_zc706: ADD DDR3 support in target and update/fix IOs definition in platform (Untested on hardware).
...
- Use/Mimic IO standards from KC705.
- Keep it to single rank for now (but add dual rank IOs in comments).
- Add DCI cascade property.
- Add sys4x and idelay clocking.
- Add LiteDRAM PHY/Core support.
2024-03-27 08:51:30 +01:00
ded90748ee
xilinx_kc705: Minor Cleanup/Update.
2024-03-27 08:48:05 +01:00
40c7a63e53
Finish tang_mega_138k renaming to tang_mega_138k_pro.
2024-03-26 21:58:02 +01:00
d5038dec61
Merge pull request #572 from AlanCui4080/master
...
Rename sipeed_tang_mega_138k.py to sipeed_tang_mega_138k_pro.py
2024-03-26 21:55:11 +01:00
8a5b83125b
xilinx_zc706: Add Ethernet/Etherbone support through SFP/K7_1000BaseX (Untested on hardware).
2024-03-26 21:53:45 +01:00
a29532b5d7
xilinx_zc706: Add PCIe Gen2 X4 support (Untested on hardware).
2024-03-26 21:41:41 +01:00
fdd4edbd1a
xilinx_zc706: Review/Minor changes.
2024-03-26 21:35:10 +01:00
6b35c47e8b
xilinx_zc706: new Xilinx/AMD Zynq7000 based board
2024-03-26 20:49:54 +01:00
1655cbf62f
alinx_axau15: Add manual loc constraints on PCIe GTHE4 channels to avoid Vivado to remap them.
...
Board now correctly seen with lspci.
2024-03-26 14:12:26 +01:00
cc7f092520
alinx_axau15: Fix PCIe support compilation (still needs proper instance name).
...
Not yet working on hardware.
2024-03-25 19:11:33 +01:00
191a5bb17a
alinx_axau15: Add RGMII Ethernet/Etherbone support.
2024-03-25 16:08:38 +01:00
11bf6ea703
targets/siglent_sds1104xe.py: added note on how to use crossover with jtagbone
2024-03-20 16:58:38 +01:00
abaa6b9a90
Rename sipeed_tang_mega_138k.py to sipeed_tang_mega_138k_pro.py
2024-03-19 17:21:21 +08:00
Gwenhael Goavec-Merou
Florent Kermarrec
Akio
Hans Baier
AlanCui