Sebastien Bourdeauducq
|
261166d92b
|
fhdl/verilog: make signal behave as integers in arithmetic (MyHDL style)
See http://jandecaluwe.com/hdldesign/counting.html
|
2012-11-29 22:59:54 +01:00 |
|
Sebastien Bourdeauducq
|
55d143a454
|
fhdl/structure: add unary minus
|
2012-11-29 22:52:57 +01:00 |
|
Sebastien Bourdeauducq
|
d8e478efee
|
Replace Signal(bits_for(... with Signal(max=...
|
2012-11-29 21:53:36 +01:00 |
|
Sebastien Bourdeauducq
|
50ed73c937
|
New specification for width and signedness
|
2012-11-29 21:22:38 +01:00 |
|
Sebastien Bourdeauducq
|
6eebfce44a
|
Refactor Case
|
2012-11-29 01:11:15 +01:00 |
|
Sebastien Bourdeauducq
|
070652cc39
|
pytholite/reg: use source id in dictionary
|
2012-11-29 00:09:35 +01:00 |
|
Sebastien Bourdeauducq
|
fee22a4631
|
Remove Constant
|
2012-11-28 23:18:43 +01:00 |
|
Sebastien Bourdeauducq
|
59831e0485
|
fhdl/structure: improved bits_for function
|
2012-11-28 18:39:44 +01:00 |
|
Sebastien Bourdeauducq
|
11b1e53224
|
visit/NodeTransformer: copy most nodes
|
2012-11-28 17:50:55 +01:00 |
|
Sebastien Bourdeauducq
|
a2bcbfdf8f
|
fhdl/tools: use NodeTransformer to lower arrays
|
2012-11-28 17:46:15 +01:00 |
|
Sebastien Bourdeauducq
|
3bc15024ac
|
fhdl/tools: use NodeVisitor
|
2012-11-26 21:40:23 +01:00 |
|
Sebastien Bourdeauducq
|
e3a983d731
|
Remove unroll
|
2012-11-26 20:07:48 +01:00 |
|
Sebastien Bourdeauducq
|
1460f069f6
|
fhdl/structure: remove deprecated MemoryPort
|
2012-11-26 19:36:43 +01:00 |
|
Sebastien Bourdeauducq
|
5183774ec8
|
bus/wishbone2asmi: do not use MemoryPort
|
2012-11-26 19:14:59 +01:00 |
|
Sebastien Bourdeauducq
|
fc85ca53ad
|
actorlib/spi: do not use MemoryPort
|
2012-11-26 18:27:59 +01:00 |
|
Sebastien Bourdeauducq
|
dac0d11e52
|
actorlib/sim: Dumper
|
2012-11-24 00:00:07 +01:00 |
|
Sebastien Bourdeauducq
|
27d87c9412
|
fhdl/structure: disable we_granularity when larger than width
|
2012-11-23 23:08:12 +01:00 |
|
Sebastien Bourdeauducq
|
d2c61e6a90
|
sim/generic/multiread: do not return spurious items
|
2012-11-23 23:07:25 +01:00 |
|
Sebastien Bourdeauducq
|
74721b206f
|
pytholite: fix import of _Slice
|
2012-11-23 21:20:18 +01:00 |
|
Sebastien Bourdeauducq
|
95122bb778
|
pytholite/io: support memory
|
2012-11-23 20:36:09 +01:00 |
|
Sebastien Bourdeauducq
|
f42683b71e
|
fhdl/structure/Memory: fix we width
|
2012-11-23 19:21:52 +01:00 |
|
Sebastien Bourdeauducq
|
0f6215a13a
|
fhdl/structure: add Memory.get_port API
|
2012-11-23 19:17:49 +01:00 |
|
Sebastien Bourdeauducq
|
9d3e218863
|
fhdl: use object creation counter (HUID) as hash. This finally makes the generated code textually the same across runs.
|
2012-11-23 18:38:03 +01:00 |
|
Sebastien Bourdeauducq
|
3971600917
|
fhdl/structure: use sets for memories and instance collections
|
2012-11-23 17:20:08 +01:00 |
|
Sebastien Bourdeauducq
|
f3efd74dfd
|
uio: support memories
|
2012-11-23 16:23:24 +01:00 |
|
Sebastien Bourdeauducq
|
ab31b4d99c
|
bus: memory initiator
|
2012-11-23 16:22:50 +01:00 |
|
Sebastien Bourdeauducq
|
0b7dd7bdce
|
pytholite/io: fix Wishbone writes + support sel attribute
|
2012-11-23 13:40:46 +01:00 |
|
Sebastien Bourdeauducq
|
4c216d8f11
|
pytholite/io: support Wishbone reads
|
2012-11-23 13:09:55 +01:00 |
|
Sebastien Bourdeauducq
|
0b24a2ff36
|
pytholite/io: support Wishbone writes
|
2012-11-23 12:41:50 +01:00 |
|
Sebastien Bourdeauducq
|
f098c5c695
|
pytholite/compiler: pass keyword arguments to gen_io
|
2012-11-23 12:40:57 +01:00 |
|
Sebastien Bourdeauducq
|
51e2e6ecd0
|
fhdl/verilog: remove empty cases
|
2012-11-18 16:32:51 +01:00 |
|
Sebastien Bourdeauducq
|
89643bc434
|
sim/ipc/Message: convert values
|
2012-11-17 23:19:40 +01:00 |
|
Sebastien Bourdeauducq
|
e92af9de59
|
pytholite/transel: use python3-compatible comparison methods
|
2012-11-17 23:16:07 +01:00 |
|
Sebastien Bourdeauducq
|
b6b4c5d70e
|
uio/ioo: fix UnifiedIOSimulation
|
2012-11-17 22:25:42 +01:00 |
|
Sebastien Bourdeauducq
|
1cabcb3c3f
|
uio: support generator trampolining in simulation
|
2012-11-17 19:59:22 +01:00 |
|
Sebastien Bourdeauducq
|
be68ecfc72
|
uio: add simulation I/O object
|
2012-11-17 19:55:33 +01:00 |
|
Sebastien Bourdeauducq
|
7add4c6f3c
|
uio: unified I/O object
|
2012-11-17 19:54:50 +01:00 |
|
Sebastien Bourdeauducq
|
d10df1a8ab
|
actorlib/sim: swap TokenExchanger parameters
|
2012-11-17 19:46:28 +01:00 |
|
Sebastien Bourdeauducq
|
d4baac6c0f
|
bus/csr: allow specifying existing interface
|
2012-11-17 19:44:25 +01:00 |
|
Sebastien Bourdeauducq
|
86090e1cbd
|
bus/asmibus: swap port position to be consistent with wishbone API
|
2012-11-17 19:42:39 +01:00 |
|
Sebastien Bourdeauducq
|
ece786d6aa
|
bus/wishbone: allow specifying existing interface
|
2012-11-17 19:42:06 +01:00 |
|
Sebastien Bourdeauducq
|
d0d4c48098
|
bus/transactions: add busname parameter
|
2012-11-17 19:36:08 +01:00 |
|
Sebastien Bourdeauducq
|
897a2e3f9c
|
actorlib/sim: split TokenExchanger
|
2012-11-17 14:15:51 +01:00 |
|
Sebastien Bourdeauducq
|
eb156af20c
|
pytholite/io: support token pull
|
2012-11-16 23:48:41 +01:00 |
|
Sebastien Bourdeauducq
|
dd9a102a78
|
pytholite/io: support token push
|
2012-11-16 19:24:45 +01:00 |
|
Sebastien Bourdeauducq
|
bf5ce8dc20
|
pytholite: move expression and register handling to separate modules
|
2012-11-11 23:48:23 +01:00 |
|
Sebastien Bourdeauducq
|
f59fd69e34
|
pytholite/compiler: recognize composite I/O pattern
|
2012-11-11 18:03:16 +01:00 |
|
Sebastien Bourdeauducq
|
0b5652bb79
|
pytholite/compiler: visit_assign_special
|
2012-11-11 15:52:06 +01:00 |
|
Sebastien Bourdeauducq
|
687d18a150
|
pytholite: move FSM management to separate module
|
2012-11-11 14:30:25 +01:00 |
|
Sebastien Bourdeauducq
|
409a5570e4
|
pytholite/compiler: refactor visit_block
|
2012-11-11 14:17:52 +01:00 |
|
Sebastien Bourdeauducq
|
fb63698ef4
|
pytholite/compiler: clean up visit_statement
|
2012-11-10 23:30:14 +01:00 |
|
Sebastien Bourdeauducq
|
6ebd1e4503
|
pytholite: forward 'yield call' statements to io module
|
2012-11-10 22:59:14 +01:00 |
|
Sebastien Bourdeauducq
|
48acb1bcfd
|
pytholite: introduce io module
|
2012-11-10 21:51:19 +01:00 |
|
Sebastien Bourdeauducq
|
6776f06a42
|
pytholite/compiler: support bitslice
|
2012-11-10 18:04:05 +01:00 |
|
Sebastien Bourdeauducq
|
37f113c3ea
|
pytholite/compiler: support range(constants) in for loops
|
2012-11-10 15:26:13 +01:00 |
|
Sebastien Bourdeauducq
|
370bab1190
|
pytholite/compiler: cleanup print statements
|
2012-11-10 15:10:57 +01:00 |
|
Sebastien Bourdeauducq
|
39c7dc7d63
|
pytholite/compiler: support for loops (iterating on lists only)
|
2012-11-10 15:02:55 +01:00 |
|
Sebastien Bourdeauducq
|
93db3edd00
|
pytholite/compiler: support while loops
|
2012-11-10 14:37:33 +01:00 |
|
Sebastien Bourdeauducq
|
a901ef46ab
|
Revert "pytholite/compiler: SymbolStack"
This reverts commit f57da497b2.
|
2012-11-10 12:09:45 +01:00 |
|
Sebastien Bourdeauducq
|
f57da497b2
|
pytholite/compiler: SymbolStack
|
2012-11-09 23:02:16 +01:00 |
|
Sebastien Bourdeauducq
|
5750c7c07e
|
pytholite/compiler: improve naming of selection signals
|
2012-11-09 20:19:22 +01:00 |
|
Sebastien Bourdeauducq
|
4921a34616
|
pytholite/compiler: fix handling of constants
|
2012-11-09 20:17:57 +01:00 |
|
Sebastien Bourdeauducq
|
26cf1b8840
|
fhdl: make constants hashable
|
2012-11-09 20:17:43 +01:00 |
|
Sebastien Bourdeauducq
|
c1b8492b61
|
pytholite/compiler: go to next state
|
2012-11-09 20:12:15 +01:00 |
|
Sebastien Bourdeauducq
|
e1075a962c
|
pytholite/compiler: support if statements
|
2012-11-09 19:37:52 +01:00 |
|
Sebastien Bourdeauducq
|
92ff5095da
|
pytholite/compiler: support comparisons in expressions
|
2012-11-09 18:41:32 +01:00 |
|
Sebastien Bourdeauducq
|
a645e0b24e
|
pytholite/compiler: create FSM
|
2012-11-09 17:37:42 +01:00 |
|
Sebastien Bourdeauducq
|
7744655ef2
|
fhdl/visit: add missing self
|
2012-11-09 17:37:24 +01:00 |
|
Sebastien Bourdeauducq
|
13af0ce556
|
fhdl: visit module (untested)
|
2012-11-09 16:00:11 +01:00 |
|
Sebastien Bourdeauducq
|
9c182c47d1
|
pytholith: add register muxes
|
2012-11-08 21:49:20 +01:00 |
|
Sebastien Bourdeauducq
|
18758d87f6
|
pytholite: do not use ast.NodeVisitor
|
2012-11-06 13:52:19 +01:00 |
|
Sebastien Bourdeauducq
|
56d4cdeb48
|
fhdl/structure: make all values hashable
|
2012-11-06 13:51:51 +01:00 |
|
Sebastien Bourdeauducq
|
3042f047fe
|
pytholite: visit AST and list registers
|
2012-10-31 15:59:12 +01:00 |
|
Sebastien Bourdeauducq
|
b171b3b3c2
|
pytholite: transformable elements
|
2012-10-29 18:13:03 +01:00 |
|
Sebastien Bourdeauducq
|
31cdb02eff
|
bank/description: regprefix
|
2012-10-15 21:21:59 +02:00 |
|
Sebastien Bourdeauducq
|
7a1a781f49
|
actorlib/spi: typo
|
2012-10-15 21:21:42 +02:00 |
|
Sebastien Bourdeauducq
|
daee4fb58c
|
transform/unroll_sync: autodetect in/out
|
2012-10-15 20:32:07 +02:00 |
|
Sebastien Bourdeauducq
|
fecab5518b
|
transform/unroll_sync: support generator function
|
2012-10-15 19:42:30 +02:00 |
|
Sebastien Bourdeauducq
|
9efc581bee
|
transform/unroll: support empty dictionaries
|
2012-10-12 21:54:48 +02:00 |
|
Sebastien Bourdeauducq
|
eacba52fba
|
transform/unroll: support for variables
|
2012-10-12 19:54:03 +02:00 |
|
Sebastien Bourdeauducq
|
e5fc9cc675
|
transform: unroll
|
2012-10-12 13:16:39 +02:00 |
|
Sebastien Bourdeauducq
|
d329d40fe9
|
actorlib/spi: SingleGenerator
|
2012-10-09 21:11:15 +02:00 |
|
Sebastien Bourdeauducq
|
c473718a12
|
actorlib/spi/collector: atomic update for write_count
|
2012-10-09 19:08:09 +02:00 |
|
Sebastien Bourdeauducq
|
85081793cf
|
bank: remove RE signal for field registers
|
2012-10-09 19:07:53 +02:00 |
|
Sebastien Bourdeauducq
|
e410973352
|
bank: support for atomic writes
|
2012-10-08 18:43:18 +02:00 |
|
Sebastien Bourdeauducq
|
24877f271b
|
actorlib/spi: fix memory port we/wd
|
2012-10-04 20:10:24 +02:00 |
|
Sebastien Bourdeauducq
|
035870703f
|
flow/actorlib: Simple Processor Interface (WIP)
|
2012-10-04 18:22:22 +02:00 |
|
Sebastien Bourdeauducq
|
8101b68965
|
fhdl: fix instance get_io
|
2012-09-28 18:02:03 +02:00 |
|
Sebastien Bourdeauducq
|
c273866b08
|
fhdl: support expressions in instance ports
|
2012-09-22 20:51:10 +02:00 |
|
Sebastien Bourdeauducq
|
2fc9cae88a
|
fhdl: support inverted clock ports in instances
|
2012-09-22 20:50:49 +02:00 |
|
Sebastien Bourdeauducq
|
2e14569b5c
|
fhdl/verilog: sort clock domains by name
|
2012-09-11 10:00:03 +02:00 |
|
Sebastien Bourdeauducq
|
9a18a9df3f
|
fhdl: list signals in execution order
|
2012-09-11 09:59:37 +02:00 |
|
Sebastien Bourdeauducq
|
e16353a281
|
Multi-clock design support + new instance API
|
2012-09-10 23:45:02 +02:00 |
|
Sébastien Bourdeauducq
|
6490785b6c
|
Merge pull request #3 from brandonhamilton/upstream
Optionally accept iverilog simulator options
|
2012-09-09 10:52:52 -07:00 |
|
Sebastien Bourdeauducq
|
b45c9546eb
|
fhdl/namer: better handling of indices
|
2012-09-09 19:33:55 +02:00 |
|
Sebastien Bourdeauducq
|
589251fffd
|
fhdl/tracer: support BUILD_LIST opcode
|
2012-09-09 18:53:24 +02:00 |
|
Sebastien Bourdeauducq
|
910c350021
|
fhdl/namer: use execution order indices for variable names as well
|
2012-09-09 17:31:35 +02:00 |
|
Sebastien Bourdeauducq
|
f3e3a3eec7
|
fhdl/namer: number objects according to execution order
|
2012-09-09 12:27:32 +02:00 |
|
Sebastien Bourdeauducq
|
51f9a2a963
|
fhdl/namer: simplify + more relevant names
|
2012-09-09 01:26:33 +02:00 |
|
Sebastien Bourdeauducq
|
4164fb4ac9
|
bus/csr: configurable data width
|
2012-08-26 21:19:34 +02:00 |