3ebe877fd2
use similar names for wishbone bridges and move wishbone drivers to [core]/software
2015-05-02 16:22:30 +02:00
c03c41eb77
litescope: rename host directory to software (to be coherent with others cores)
2015-05-01 20:45:02 +02:00
1281a463d6
litescope/bridge: create a generic wishbone bridge that can be used with different phys (the phy needs to provide a sink/source with 8bits data).
...
- we can now pass a phy to LiteScopeWishboneBridge
- LiteScopeUART2Wishbone is only a specific LiteScopeWishboneBridge
- UART mux is removed since complicated and no longer useful (we can now create easily virtual UART over Ethernet, USB or PCIe) or simply add another UART for debug.
2015-05-01 17:51:18 +02:00
453279a7c8
litesata: cleanup link
2015-04-27 15:33:01 +02:00
1ef81c4d24
litesata: split hdd model (phy, link, transport, command & hdd) and update simulations
2015-04-27 14:51:03 +02:00
ded3f22574
litesata: use new Migen modules from actorlib/packet.py (avoid duplications between cores)
2015-04-27 14:48:14 +02:00
fe867ccf33
litesata: remove icarus_workaround.patch (obsolete)
2015-04-27 14:44:54 +02:00
5a930fe7cf
lite* cores: changes permissions (+x) on make.py files and on litepcie init.sh file
2015-04-18 08:51:59 -04:00
958f149992
litesata/test: fix PYTHONPATH
2015-04-16 19:49:46 +08:00
2ccb5655c9
global: more pep8
...
we will have to continue the work... volunteers are welcome :)
2015-04-13 18:02:26 +02:00
fc68d915c1
global: pep8 (E261, E271)
2015-04-13 17:16:12 +02:00
f3c010c1d5
global: pep8 (E225)
2015-04-13 17:01:05 +02:00
796119fcaf
global: pep8 (E203)
2015-04-13 16:53:07 +02:00
ca7019fa0d
global: pep8 (E231)
2015-04-13 16:51:00 +02:00
9ad90b531e
global: pep8 (E201)
2015-04-13 16:48:51 +02:00
f68423f423
global: pep8 (E302)
2015-04-13 16:47:22 +02:00
d9e09707ae
global: pep8 (replace tabs with spaces)
2015-04-13 16:19:55 +02:00
2040727179
litesata: more pep8 (when convenient), should be almost OK
2015-04-13 16:09:04 +02:00
1f19e6ae92
litesata: pep8 (E265)
2015-04-13 15:58:58 +02:00
c8bcbfb855
litesata: pep8 (E261, E271)
2015-04-13 15:51:17 +02:00
2e5501933a
litesata: pep8 (W292)
2015-04-13 15:44:52 +02:00
ea67080462
litesata: pep8 (E225)
2015-04-13 15:44:04 +02:00
a9b42161c0
litesata: pep8 (E222)
2015-04-13 15:29:34 +02:00
77cdb953ad
litesata: pep8 (E401)
2015-04-13 15:27:36 +02:00
8f7751e412
litesata: pep8 (E203)
2015-04-13 15:25:40 +02:00
61fa72b655
litesata: pep8 (E231)
2015-04-13 15:19:34 +02:00
d0c5bd377a
litesata: pep8 (E302)
2015-04-13 15:12:39 +02:00
808e1fe866
litesata: pep8 (replace tabs with spaces)
2015-04-13 14:59:00 +02:00
d6c19858fa
s6ddrphy: redo phase_sel, get rid of CLOCK_DEDICATED_ROUTE
2015-04-10 16:12:29 +08:00
ea613cd8ee
litesata: update build core target generation
2015-04-09 00:00:25 +02:00
03aa972bb6
lite*: finish ModuleTransformer adaptations (need to be tested on board)
2015-04-08 23:27:22 +02:00
66f8dcbfaf
lite*: adapt to new ModuleTransformer semantics
...
NOTE: There is loads of duplicated code between the lite*
modules that should be shared.
2015-04-04 19:17:24 +08:00
382ed013af
minor cleanups
2015-04-02 14:40:29 +08:00
60124be293
adapt LiteSATA to new SoC
2015-04-01 22:52:19 +02:00
6e2a662dd7
litesata: adapt to new SoC API
2015-04-01 17:37:53 +08:00
b313772a0c
sdram: remove redundant with_l2 parameter (equivalent to l2_size != 0)
2015-03-29 12:34:40 +02:00
a8d91c0c1d
sdram/module: fix MT8JTF12864, rowbits is 14 and not 16.... (16 was used from the beginning, but it does not fix the runtime issue)
2015-03-28 16:35:15 +01:00
75ee8a5db9
sdram/phy/simphy: OK with DDR3
2015-03-28 01:59:55 +01:00
51ce7cad6f
sdram/phy/simphy: expose settings to user and test with DDR/LPDDR/DDR2
2015-03-28 01:18:35 +01:00
a95b3f8f13
sdram/core/lasmicon: add enabled parameter to refresher (for some simulations we need to disable it)
2015-03-28 01:17:50 +01:00
7fe748e1b0
sdram/module: clean up tREFI. (use 64ms/8k or 4k)
2015-03-28 01:09:21 +01:00
9137b91e9e
sdram: remove nbits from modules and databits from GeomSettings
2015-03-26 23:27:37 +01:00
9a9af17aca
sdram/phy/simphy: remove use of iter
2015-03-26 23:02:23 +01:00
e6de4b1bf9
sdram/phy: add simphy (software memtest OK in simulation with MT48LC4M16)
2015-03-26 22:28:32 +01:00
257706517e
software/memtest: remove Mixxeo/M1 hardcoded values in bandwidth computation
2015-03-26 00:01:42 +01:00
ff11cb97a9
sdram/core/lasmicon: automatically insert bandwidth module when with_memtest is True
2015-03-25 17:22:26 +01:00
ba8b24df57
sdram: pass module as phy parameter, define memtype in modules and only keep phy parameter in register_sdram_phy
2015-03-25 16:57:38 +01:00
7ea9e2ba89
sdram: use names that are more explicit for bank_a, row_a,...: bankbits, rowbits, .... Add databits to GeomSettings.
2015-03-25 16:56:29 +01:00
92f81409f2
sdram/module: fix tREFI on AS4C16M16
2015-03-22 03:20:02 +01:00
30c2521eb0
sdram: pass sdram_controller_settings to SDRAMSoC
2015-03-21 23:12:18 +01:00
Florent Kermarrec
Sebastien Bourdeauducq
Robert Jordens