c0df9e0823
cpu/rocket: update submodule
2019-06-18 09:44:13 +02:00
87118d509c
integration/soc_core: move cpu_variant checks/formating to cpu
2019-06-17 09:55:27 +02:00
f6b67a6dae
cpu/vexriscv: add "linux+no-dsp" variant
2019-06-17 09:54:17 +02:00
95b1b454f4
cpu/vexriscv: update
2019-06-17 09:24:57 +02:00
e46d287b64
targets/ulx3s: use CAS latency of 3 to be compatible with production boards
2019-06-17 09:20:21 +02:00
113f7f408e
Merge pull request #199 from ambrop72/no-ethmac-fix
...
bios: Fix build when ethphy is present but ethmac is not.
2019-06-13 07:14:03 +02:00
ca70ea91e4
bios: Fix build when ethphy is present but ethmac is not.
...
While testing my Ethernet DMA, I renamed the `ethmac` module to `ethmac_dma` so that it wouldn't be used from the BIOS, but I got an undefined reference to `eth_init` because `bios.c` checks different CSR defines than the code that defines `eth_init`.
2019-06-13 01:02:22 +02:00
ab1f580470
test/test_axi: remove litex.gen.sim import (was only useful for debug)
2019-06-12 11:28:06 +02:00
5318bcd3c3
setup.py: add migen to install_requires
2019-06-12 11:26:57 +02:00
33d7cc5fc8
Merge pull request #198 from TomKeddie/tomk_20190610_artyspi
...
boards/arty : Add directly connected spi clk pin
2019-06-11 15:50:02 +02:00
38a2d89a25
test/test_code8b10b: add test_coding
2019-06-10 18:53:30 +02:00
5346c3684f
boards/arty : Add directly connected spi clk pin to avoid need for STARTUPE2
2019-06-10 08:33:02 -07:00
8fdd5220b3
test/test_prbs: add PRBSGenerator/Checker tests
2019-06-10 16:19:23 +02:00
243d7c7696
soc/cores: add PRBS (Pseudo Random Binary Sequence) Generator/Checker
...
Imported from LiteICLink. PRBS can be useful for different purposes, so is
better integrated in LiteX.
2019-06-10 16:05:36 +02:00
cfa952b062
tools/litex_term: exit on 2 consecutive CTRL-C
...
When running OS with LiteX and when LiteXTerm is use, we want to be able to
send CTRl-C to the OS. Ensure a specific sequence is sent to close the terminal.
2019-06-10 15:06:57 +02:00
1c34b4a015
cpu/vexriscv: update submodule
2019-06-10 12:57:21 +02:00
79665873df
doc: add litex-hub logo
2019-06-09 19:36:09 +02:00
442d7358ce
doc: redesign new logo
2019-06-09 00:36:46 +02:00
591186279a
doc: add new logo
2019-06-08 00:45:30 +02:00
850b311d04
cpu/vexriscv: update submodule
2019-06-07 18:36:46 +02:00
755a2660ba
build/sim: allow configuring verilator optimization level
2019-06-07 12:28:20 +02:00
4b6ad8aa0d
build/sim: allow defining start/end cycles for tracing
2019-06-07 11:50:57 +02:00
ecb60f6e43
build/sim: use -O0 for verilator compilation
...
In most of the case, execution speed is already fast enough with -O0 and
with complex design -O0 is a lost faster to compile than -O3. In the future
we could add a switch to choose which optimization we want.
2019-06-07 11:16:39 +02:00
c64129dc69
soc/integration/soc_core: list rocket as supported CPU
2019-06-07 11:14:36 +02:00
ca4e7811e9
software/bios: change prompt to "litex" in green.
2019-06-07 11:13:36 +02:00
8d0f008a3b
integration/soc_core: improve readibility (add separators/comments)
2019-06-05 23:43:16 +02:00
55ebcc00eb
test/test_targets: add de10lite
2019-06-05 20:03:19 +02:00
e545b15f66
Merge pull request #196 from msloniewski/de10lite_support
...
De10lite support
2019-06-05 19:44:54 +02:00
77805a5e26
Merge pull request #195 from antmicro/extend_generated_headers
...
Extend generated headers & csv
2019-06-05 19:20:15 +02:00
04ce479035
boards/targets: add target for de10lite platform
2019-06-05 18:57:59 +02:00
f2a740d51d
boards/platforms: add de10lite Terasic platform support
2019-06-05 18:57:59 +02:00
a826aacac0
build/altera: Add possibility to turn off generation of .rbf file
...
For some FPGAs (e.g. MAX10) .rbf file cannot be generated.
Add possibility to turn off that feature for those chips.
2019-06-05 18:57:59 +02:00
93b61a65bf
integration/builder: generate flash_boot address to csv
2019-06-05 17:37:23 +02:00
d0b019b1f0
integration/builder: generate shadow_base address to mem.h and csv
2019-06-05 17:37:09 +02:00
cb2d4372e4
Merge pull request #193 from gsomlo/gls-memcpy-fix
...
software/libbase: memcpy: simple, arch-width agnostic implementation
2019-06-04 21:49:18 +02:00
f88b85a31c
software/libbase: memcpy: simple, arch-width agnostic implementation
...
Remove optimizations targeted specifically at rv32 architecture,
allowing memcpy to work on all word sizes.
Since this is "only" the BIOS, it is also arguably better to
optimize for size rather than performance, given that control
will be quickly handed over to some other program being loaded.
Signed-off-by: Gabriel Somlo <gsomlo@gmail.com>
2019-06-04 14:48:51 -04:00
42e9d09755
Merge pull request #192 from sutajiokousagi/pr_c99_types
...
fix signed char type to be explicitly signed
2019-06-02 16:54:20 -07:00
ab0b2cac2e
fix signed char type to be explicitly signed
2019-06-03 06:01:13 +00:00
200d413def
update stdint.h to include c99 types
...
needed for some third party libraries to compile
2019-06-02 22:27:12 +00:00
b0d35a49f2
Merge pull request #191 from sergachev/master
...
Fix interrupt_name in soc_core/add_interrupt
2019-06-02 13:00:20 -07:00
db890736ea
fix csr_name in add_csr()
2019-06-02 20:56:02 +02:00
40cbe3a952
fix interrupt_name
2019-06-02 20:52:31 +02:00
b300c32103
test/test_targets: add de2_115, de1soc
2019-06-02 19:22:09 +02:00
220e2bdc6e
boards/platform/arty: add Arty A7-100 variant
2019-06-02 19:10:44 +02:00
8e6ecfb974
Merge pull request #189 from open-design/terasic-boards
...
Add support for Terasic DE2-115 and Terasic DE1-SoC boards
2019-06-02 18:40:57 +02:00
9682189b40
Merge pull request #190 from sutajiokousagi/pr_c99_types
...
update stdint.h to include c99 types
2019-06-02 08:15:52 -07:00
6cf1a814eb
boards: add Terasic DE2-115 initial support
...
See https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=139&No=502&PartNo=1
for board details.
Signed-off-by: Antony Pavlov <antonynpavlov@gmail.com>
2019-06-02 11:33:10 +03:00
037259917a
boards: add Terasic DE1-SoC Board support
...
See https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=836
for board details.
Signed-off-by: Antony Pavlov <antonynpavlov@gmail.com>
2019-06-02 11:26:21 +03:00
a48858f828
Merge pull request #188 from gsomlo/gls-csr-cleanup
...
Miscellaneous cleanup patches
2019-05-30 22:40:39 +02:00
273a3ea15d
soc/integration/cpu_interface: improve code legibility
...
Factor out code appearing in both branches of an if/else.
2019-05-29 10:07:43 -04:00
Florent Kermarrec
Ambroz Bizjak
Tom Keddie
msloniewski
Mateusz Holenko
Gabriel L. Somlo
Tim Ansell
bunnie
Ilia Sergachev
Antony Pavlov