Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
9,083 Commits 40 Branches 14 Tags 26 MiB
Commit Graph

9083 Commits

Author SHA1 Message Date
Florent Kermarrec d214c37b76 build/efinix/programmer: Minor import changes and upadte copyrights. 2022-03-28 14:56:35 +02:00
enjoy-digital ba6d9f0751
Merge pull request #1254 from chmousset/add_efinix_usb_loader 
[enh] added efinix atmel programmer
 2022-03-28 14:54:13 +02:00
Charles-Henri Mousset 6e62ac1818 [enh] added efinix atmel programmer 2022-03-26 09:40:28 +01:00
enjoy-digital a0853d15ca
Merge pull request #1251 from motec-research/field_size 
export: fix mask for field size 31
 2022-03-25 09:35:51 +01:00
Andrew Dennison d9e39d64b3 export: fix mask for field size 31 
software/include/generated/csr.h:110:2: warning: integer overflow in expression '-2147483648 - 1' of type 'int' results in '2147483647' [-Woverflow]
  uint32_t mask = ((1 << 31)-1);
  ^~~~~~~~
 2022-03-25 09:19:16 +11:00
enjoy-digital 0bd2abf68d
Merge pull request #1250 from pftbest/connect_to_pads_last 
Fix missing "last" pin connection when using connect_to_pads
 2022-03-24 14:46:25 +01:00
Florent Kermarrec 967ea12364 cpu/vexriscv_smp: Fix pbus data-width (Max of icache/dcache-width). 
Fix boot with > 1 CPU or with FPU when using --with-wishbone-memory.
 2022-03-24 14:34:38 +01:00
Florent Kermarrec 0ac3d677b5 bios/main: Test Main RAM only when not pre-initialized (corrupt contents otherwise). 2022-03-24 14:34:29 +01:00
Florent Kermarrec d3f3f658cb integration/soc: Generate RAM_INIT config defined when ram is initialized. 2022-03-24 14:34:26 +01:00
Vadzim Dambrouski c1898b9355
Fix missing "last" pin connection when using connect_to_pads 
When using  connect_to_pads on full AXI interface the "last" pin was not connected because of this typo.
 2022-03-24 15:37:59 +04:00
enjoy-digital ef6d450820
Merge pull request #1249 from enjoy-digital/setup_fix 
Fix litex_setup.py and use local version on CI.
 2022-03-24 10:59:44 +01:00
Florent Kermarrec caced992ad litex_setup: Remove pip3 install amaranth-yosys. 2022-03-24 10:33:10 +01:00
Florent Kermarrec 1935a2599f workflows/ci: Use local version of litex_setup. 2022-03-24 10:17:08 +01:00
Florent Kermarrec 72b61155c7 workflows/ci: Checkout to /usr/litex. 2022-03-24 10:12:38 +01:00
Florent Kermarrec 41bd8539c3 setup.py: Remove migen/pythondata-software-compiler-rt (Installed through litex_setup.py). 2022-03-24 10:06:31 +01:00
enjoy-digital a3b62c9b95
Merge pull request #1248 from motec-research/pip_install 
litex_setup: change to installing with pip
 2022-03-24 09:53:17 +01:00
Andrew Dennison 3f72cd30b1 litex_setup: change to installing with pip 
fixes: EasyInstallDeprecationWarning: easy_install command is deprecated. Use build and pip and other standards-based tools.
 2022-03-23 11:22:56 +11:00
Florent Kermarrec dd7a04a5c0 liblitedram/sdram_leveling_center_module: Do a check after final delay configuration. 
On ECP5/DDR3, final configuration does not seem to be done correctly each time.
Add a retry/check mechanism to workaround the issue for now.
 2022-03-22 17:12:50 +01:00
Florent Kermarrec 153f9f3660 soc_core: Fix l2_size argument handling. 2022-03-22 11:23:01 +01:00
Florent Kermarrec f0bd7019cd soc/add_jtagbone/add_sdram: Add/Use name parameter. 2022-03-22 09:53:48 +01:00
Florent Kermarrec e227f3b038 soc: Improve logs on add_controller, add_csr_bridge and add_cpu. 2022-03-22 09:41:20 +01:00
Florent Kermarrec 33d6c3de8f builder/soc_core: Add missing title. 2022-03-21 18:07:34 +01:00
Florent Kermarrec 901428f5a9 soc/add_ethernet: Fix add_ethernet. 2022-03-21 18:03:40 +01:00
Florent Kermarrec be23a059ff soc/interconnect/csr/CSRConstant: Add constant attribute. 2022-03-21 18:03:15 +01:00
Florent Kermarrec 4a5ce77d40 build/soc/cpu parser: Improve titles. 2022-03-21 17:53:30 +01:00
enjoy-digital 1e6e9777e2
Merge pull request #1245 from developandplay/demo-fix 
Fix compilation of demo.bin on Rocket
 2022-03-21 17:15:59 +01:00
Florent Kermarrec 1583cc8a40 cpu/naxriscv: Add default value to xlen argument. 2022-03-21 17:14:24 +01:00
Florent Kermarrec 8e440dc9ea soc/integration: Add LiteXSocArgumentParser to be able to expose CPU parameters to user on targets. 
Currently used for CPU parameters could problably be extented to simplify other parts
of the code in the future.
 2022-03-21 16:57:14 +01:00
Florent Kermarrec 6ef96b17bc soc/interconnect/csr: Fix CSRConstant read method (And add test_csr_constant to test_csr). 2022-03-21 15:21:08 +01:00
Dolu1990 f5d4977dde
Merge pull request #1246 from gsomlo/gls-memtest-cast-warning 
bios/memtest: fix cast warning
 2022-03-20 21:09:36 +01:00
Gabriel Somlo e5a2305269 bios/memtest: fix cast warning 2022-03-20 14:30:16 -04:00
developandplay 884ee45c28 Fix compilation of demo.bin on Rocket 
- Adjust memory model to fix `relocation truncated` errors
- Make isr.c shared between BIOS and demo to resolve dep on `plic_init`

Based on: https://github.com/enjoy-digital/litex/issues/1168
 2022-03-20 15:39:13 +01:00
Dolu1990 f565bec7f1 cpu/naxriscv fix xlen not being hashed, improve RV64 performances 2022-03-18 15:39:58 +01:00
Florent Kermarrec 58549834ec tools/litex_sim: Use new get_boot_address function. 
Allow litex_sim to use similar .json files than the ones used on hardware.
 2022-03-17 17:46:27 +01:00
Florent Kermarrec 4036c75600 integration/common: Add get_boot_address to get CPU boot address from json file. 
Will allow litex_sim to use similar .json files than the ones used on hardware.
 2022-03-17 17:45:30 +01:00
Florent Kermarrec dd7709ed6f tools/litex_sim/add_sdram: origin no longer required. 2022-03-17 16:47:02 +01:00
Florent Kermarrec 05724d9fea cpu/naxriscv/vexriscv_smp: Declare/Add OpenSBI region in add_soc_compoents. 
Avoid doing it in Linux-on-LiteX-Vexriscv.
 2022-03-17 16:28:25 +01:00
Florent Kermarrec b4db2a3ef2 tools/litex_sim: Remove obsolete max_sdram_size parameter. 2022-03-17 16:14:26 +01:00
Florent Kermarrec 3b4a885366 cpu/naxriscv/vexriscv_smp: Also enforce UART/Timer0 IRQs. 
Avoid doing it in Linux-on-LiteX-Vexriscv and allow generating bitstreams directly from litex-boards.
 2022-03-17 16:10:34 +01:00
Florent Kermarrec e6e3a909f2 cpu/vexriscv_smp: Set UART/Timer0 CSRs as done on NaxRiscv to ensure OpenSBI compatibility. 
This also allow generating bitstreams for Linux-on-LiteX-VexRiscv directly from litex-boards.
 2022-03-17 16:00:05 +01:00
Florent Kermarrec 2ec0ebe40f build/gowin: Add copy of bitstream to from impl to gateware directory. 2022-03-17 09:35:34 +01:00
Florent Kermarrec 148324862a integration/builder: Add get_bios_filename/get_bitstream_filename methods to simplify targets/projects. 2022-03-17 09:19:41 +01:00
Florent Kermarrec e6a81ec2af integration/soc/add_etherbone: Set default buffer_depth to 16 (Allow LiteScope's width up to 512-bit). 2022-03-16 16:43:28 +01:00
Florent Kermarrec 371608712f litex_client: Add CSR Filter. 2022-03-16 10:59:47 +01:00
Florent Kermarrec 488a6d7256 litex_client/gui: Minor changes. 
- By default, always on top.
- Update register on enter.
- Add title to viewport.
 2022-03-16 09:39:04 +01:00
Florent Kermarrec 1b128804ae tools/litex_client: Add initial and very simple GUI support. 2022-03-15 19:19:01 +01:00
Dolu1990 4896527e6f cpu/naxriscv fix git and add RV64 support (--xlen 64) 2022-03-15 11:54:28 +01:00
enjoy-digital 7712c8a79f
Merge pull request #1236 from gregdavill/trellis_compress_default 
build/trelis: Compress bitstream by default
 2022-03-11 21:56:41 +01:00
Florent Kermarrec 43cc2ff9bb software/libbase/memtest: Skip memtest_addr when size < 16KB. 2022-03-11 15:28:34 +01:00
Florent Kermarrec c851e74e09 README: Add link to new LiteX quick tour/overview presentation. 2022-03-10 18:13:44 +01:00