7dc11e586b
soc/add_adapter: Add initial addressing conversion between byte/word addressed.
2023-10-26 17:25:30 +02:00
b19b7ed001
axi/axi_lite_to_wishbone: Add different address shift when Wishbone is byte/word addressed.
2023-10-26 17:24:37 +02:00
dde9605a5d
csr_bus: Add addressing property.
2023-10-26 17:23:31 +02:00
c5d869447a
ahb: Add addressing property and different address shift in AHB2Wishbone when Wishbone is byte/word addressed.
2023-10-26 17:23:12 +02:00
4524262f64
axi/axi_lite: Add addressing parameters and assert on byte.
...
Useful to have similar properties than Wishbone.
2023-10-26 17:18:38 +02:00
d6f7652b68
axi/axi_full: Add addressing parameters and assert on byte.
...
Useful to have similar properties than Wishbone.
2023-10-26 17:18:23 +02:00
a4539c3dae
interconnect/wishbone: Add addressing parameter/property to allow Wishbone to use byte addressing (Currently using word addressing).
2023-10-26 17:16:59 +02:00
7006b49a39
Merge pull request #1812 from trabucayre/efinix_ti60f100_spiflash
...
build/efinix/ifacewriter: adding internal Ti60F100 SPI Flash support
2023-10-25 17:47:28 +02:00
ba2913f137
build/efinix/ifacewriter: adding internal Ti60F100 SPI Flash support
...
Signed-off-by: Gwenhael Goavec-Merou <gwenhael@enjoy-digital.fr>
2023-10-25 17:05:24 +02:00
69dc666177
CHANGES: Update.
2023-10-25 16:01:45 +02:00
cdeb4412f8
Merge pull request #1808 from hansfbaier/master
...
Xilinx: Initial openxc7 toolchain support
2023-10-24 08:41:12 +02:00
f3f46e8cf1
openxc7 toolchain: auto generate chipdb, if missing
2023-10-24 12:01:35 +07:00
8d0f08a57e
fix syntax errors
2023-10-24 08:52:49 +07:00
468375b119
xilinx platform: add more ignored constraints for yosys+nextpnr
2023-10-24 08:39:01 +07:00
02b16f1f26
Merge pull request #1810 from trabucayre/etherbone_expose_params
...
soc/integration/soc: expose interface,endianness and xx_cdc_xx to target (required for hybrid etherbone)
2023-10-23 18:41:52 +02:00
bf3286f564
soc/integration/soc: expose interface and endianness to target (required for hybrid etherbone)
2023-10-23 18:41:00 +02:00
5a217528a4
build/generic_platform: Fix jtag_support typo.
2023-10-23 17:29:12 +02:00
86cf24023d
soc/build: Minimize changes added by #1809 and review.
2023-10-23 16:41:03 +02:00
ad98c7c630
Merge pull request #1809 from trabucayre/jtagbone_uartbone_parser
...
soc/integration/soc_core: add new parameters --with-uartbone and --with-jtagbone, deprecate crossover+uartbone
2023-10-23 16:03:42 +02:00
745e584c60
soc/integration/soc_core: add new parameters --with-uartbone and --with-jtagbone, deprecate crossover+uartbone
...
- `--with-jtagbone` and `--with-uartbone` are now integrated in SoCCore
arguments. This class also handle `add_jtagbone` and `add_uartbone`
- when a target try to add one of this option a warning is displayed and
insertion is bypassed
- `crossover+uartbone` is deprecated -> `--uart-name=crossover
--with-uartbone`
- jtag capability ((un)supported) is now handled at platform level
2023-10-23 11:21:19 +02:00
a833193cd3
Xilinx: Initial openxc7 toolchain support
2023-10-23 11:43:02 +07:00
6636560c41
cores/clocks/lattice_ecp5: Fix phase calculation to match Diamond output
2023-10-21 11:29:08 +02:00
7e6418900a
build/openocd: adding Efinix Titanium support
2023-10-17 17:37:34 +02:00
aad8311260
soc/cores/jtag: adding Efinix JTAG support in JTAGPHY
2023-10-17 17:37:13 +02:00
d95d5bdce9
build/efinix/ifacewriter, soc/cores/ram/efinix_hyperram: adding F100 internal HyperRAM support
2023-10-17 13:19:22 +02:00
6f02a7f508
build/efinix/ifacewriter: adding PHASE_SHIFT_xx and CLKOUTx_DYNPHASE_EN
2023-10-17 13:17:53 +02:00
cd439da18e
soc/cores/clock/efinix: allows dyn_phase_shift configuration
2023-10-17 13:17:31 +02:00
5d7e9c94a6
build/efinix/dbparser: workaround for Ti60F100S3F2 with only 3 PLLs
2023-10-17 13:17:12 +02:00
e499dd84b5
build/openfpgaloader: Add unprotect_flash capability.
2023-10-13 13:14:18 +02:00
fac003bbf9
build/openfpgaloader/flash: Add verify capability.
2023-10-13 09:27:23 +02:00
12f87212e3
core/naxriscv fix l2 parameters
2023-10-12 15:15:51 +02:00
16fcfb9d7e
Merge pull request #1800 from Dolu1990/nax-smp
...
core/NaxRiscv add a coherent L2 cache
2023-10-12 14:35:41 +02:00
0c77eb242d
core/naxriscv update
2023-10-12 13:44:15 +02:00
45b0c8dcd3
core/naxriscv update
2023-10-12 12:29:25 +02:00
bd9a37fd1c
Merge remote-tracking branch 'origin/master' into nax-smp
2023-10-12 09:20:22 +02:00
124ce54918
core/naxriscv now has an coherent l2 cache
2023-10-12 09:20:05 +02:00
e426e78e31
CHANGES.md: Update.
2023-10-11 10:17:57 +02:00
0ac75588af
Merge pull request #1795 from zeldin/wb_downconverter_cti
...
interconnect/wishbone: Add linear burst support to DownConverter
2023-10-11 10:13:38 +02:00
0890bf4c1f
CHANGES: Update.
2023-10-11 09:13:33 +02:00
196b68e4af
interconnect/wishbone: Add linear burst support to DownConverter
2023-10-07 09:25:08 +02:00
5380df3994
CHANGES: Update.
2023-10-06 19:50:52 +02:00
cd8218779e
soc/cores/video/VideoFramebuffer: Add VTG/DMA synchronization when DMA is enabled to simplify use.
2023-10-06 10:11:34 +02:00
98eb27df52
CHANGES: Update.
2023-10-05 08:25:52 +02:00
2d1072bd67
Merge pull request #1627 from trabucayre/CC_PLL
...
soc/cores/clock: adding CologneChip CC_PLL
2023-10-05 08:16:55 +02:00
ffc38c0e7c
Merge pull request #1617 from trabucayre/colognechip
...
build: adding colognechip toolchain
2023-10-05 08:16:11 +02:00
1370f503e8
build: adding colognechip toolchain
...
Signed-off-by: Gwenhael Goavec-Merou <gwenhael.goavec-merou@trabucayre.com>
2023-10-04 22:05:32 +02:00
5fd5195a7d
soc/cores/clock: adding CologneChip CC_PLL
2023-10-04 22:00:53 +02:00
c0d3766596
build/xilinx/vivado: Add pre_optimize_commands.
2023-10-03 17:24:01 +02:00
ca43b00337
build/efinix/common: adding Trion support for DifferentialOutput/DifferentialInput
2023-10-03 07:00:47 +02:00
be655f556a
build/efinix/ifacewriter: fixed generate_lvds to support trion family
2023-10-03 07:00:00 +02:00
Florent Kermarrec
Gwenhael Goavec-Merou
Hans Baier
Marcus Comstedt
Gwenhael Goavec-Merou
Dolu1990