Sebastien Bourdeauducq
|
b2173bba9f
|
Use new ClockDomain API
|
2013-03-15 19:17:05 +01:00 |
|
Sebastien Bourdeauducq
|
e99bafe52b
|
dvisampler: add core, EDID support
|
2013-03-13 19:56:26 +01:00 |
|
Sebastien Bourdeauducq
|
a23df42a7a
|
Use automatic register naming
|
2013-03-12 15:47:54 +01:00 |
|
Sebastien Bourdeauducq
|
a9b723568a
|
Use new module, autoreg and eventmanager Migen APIs
|
2013-03-10 19:32:38 +01:00 |
|
Sebastien Bourdeauducq
|
0caac2246d
|
Use new 'specials' API
|
2013-02-24 13:07:25 +01:00 |
|
Sebastien Bourdeauducq
|
a22ada36d7
|
corelogic -> genlib
|
2013-02-24 12:31:00 +01:00 |
|
Sebastien Bourdeauducq
|
5649e88a90
|
Use Mibuild
|
2013-02-11 18:23:06 +01:00 |
|
Sebastien Bourdeauducq
|
51f4f920a2
|
Do not use super()
|
2012-12-18 14:55:58 +01:00 |
|
Sebastien Bourdeauducq
|
c44ff8941c
|
Move Token
|
2012-12-14 15:54:16 +01:00 |
|
Sebastien Bourdeauducq
|
3986790621
|
Remove ActorNode
|
2012-12-12 22:52:55 +01:00 |
|
Sebastien Bourdeauducq
|
053f8ed82c
|
Fix instantiations
|
2012-12-06 20:57:00 +01:00 |
|
Sebastien Bourdeauducq
|
fee70e9866
|
Use Wishbone SRAM component from Migen
|
2012-12-01 12:59:32 +01:00 |
|
Sebastien Bourdeauducq
|
293a62dabe
|
Replace Signal(bits_for(... with Signal(max=...
|
2012-11-29 23:41:51 +01:00 |
|
Sebastien Bourdeauducq
|
8bf6945dfd
|
Use new bitwidth/signedness system
|
2012-11-29 23:38:04 +01:00 |
|
Sebastien Bourdeauducq
|
7e2bc00c0a
|
Remove Constant
|
2012-11-28 23:18:53 +01:00 |
|
Sebastien Bourdeauducq
|
79e5f24a65
|
Workaround for zero-delay loop simulation problem with Icarus Verilog. TODO: clarify and revert this commit.
|
2012-11-28 22:49:22 +01:00 |
|
Sebastien Bourdeauducq
|
0620e75cb8
|
sram: do not use MemoryPort
|
2012-11-26 19:32:56 +01:00 |
|
Sebastien Bourdeauducq
|
ced98d7bee
|
framebuffer: use new SingleGenerator
|
2012-10-09 21:11:26 +02:00 |
|
Sebastien Bourdeauducq
|
dd6eacba62
|
Remove uses of the RE signal on field registers
|
2012-10-09 19:08:37 +02:00 |
|
Sebastien Bourdeauducq
|
c86dd3cbef
|
Define clock domains instead of passing extra clocks as regular signals
|
2012-09-11 00:21:07 +02:00 |
|
Sebastien Bourdeauducq
|
5931c5eb59
|
Basic support for new clock domain and instance API
|
2012-09-10 23:47:06 +02:00 |
|
Sebastien Bourdeauducq
|
42d5e850fe
|
framebuffer: disable debugger by default
|
2012-08-05 01:11:37 +02:00 |
|
Sebastien Bourdeauducq
|
a5d6ced181
|
asmicon: fix and simplify refresh grant logic
|
2012-08-04 22:59:21 +02:00 |
|
Sebastien Bourdeauducq
|
ea4c214790
|
asmicon/bankmachine: respect SDRAM write-to-precharge specification
|
2012-08-04 22:49:43 +02:00 |
|
Sebastien Bourdeauducq
|
1451cad710
|
asmicon/multiplexer: correct read-to-write delay to prevent conflicts on the tag bus
|
2012-08-04 17:38:42 +02:00 |
|
Sebastien Bourdeauducq
|
855eec776d
|
Add ASMIprobe core
|
2012-08-04 16:31:24 +02:00 |
|
Sebastien Bourdeauducq
|
6807dba8bc
|
asmicon/bankmachine/selector: fix round-robin CE
|
2012-08-03 22:33:52 +02:00 |
|
Sebastien Bourdeauducq
|
df2b653c67
|
asmicon/bankmachine: do not insert buffer when using _SimpleSelector
|
2012-08-03 22:11:16 +02:00 |
|
Sebastien Bourdeauducq
|
bf8f387324
|
asmicon: bring full_selector param to top-level
|
2012-08-03 21:23:54 +02:00 |
|
Sebastien Bourdeauducq
|
0642f0ca94
|
framebuffer: support df debugger
|
2012-08-03 18:51:18 +02:00 |
|
Sebastien Bourdeauducq
|
6073f68b69
|
asmicon: simple selector option
|
2012-07-13 19:25:38 +02:00 |
|
Sebastien Bourdeauducq
|
768a3a826a
|
x.bv.width -> len(x)
|
2012-07-13 18:33:03 +02:00 |
|
Sebastien Bourdeauducq
|
809cd99205
|
asmicon: remove uses of multimux
|
2012-07-13 18:05:26 +02:00 |
|
Sebastien Bourdeauducq
|
99b889a551
|
framebuffer: clean shutdown
|
2012-07-12 20:13:31 +02:00 |
|
Sebastien Bourdeauducq
|
58d1e8a541
|
framebuffer: use ASMI reader factory
|
2012-07-12 18:56:17 +02:00 |
|
Sebastien Bourdeauducq
|
73a58977e4
|
framebuffer: print rgb in simulation
|
2012-07-07 11:34:22 +02:00 |
|
Sebastien Bourdeauducq
|
99bb705407
|
framebuffer: fix FIFO read clocking
|
2012-07-07 11:30:27 +02:00 |
|
Sebastien Bourdeauducq
|
2dfdc8f3c5
|
Revert "framebuffer: switch to real DMA"
This reverts commit 3add96212b.
|
2012-07-07 10:58:13 +02:00 |
|
Sebastien Bourdeauducq
|
3add96212b
|
framebuffer: switch to real DMA
|
2012-07-07 00:23:56 +02:00 |
|
Sebastien Bourdeauducq
|
ce82f188d0
|
framebuffer: fix deadlock
|
2012-07-07 00:12:34 +02:00 |
|
Sebastien Bourdeauducq
|
2b85624924
|
framebuffer: make simulation easier
|
2012-07-03 19:04:44 +02:00 |
|
Sebastien Bourdeauducq
|
210e473b5d
|
framebuffer: fix computation of alignment bits
|
2012-07-03 18:14:39 +02:00 |
|
Sebastien Bourdeauducq
|
59289cfa3b
|
framebuffer: indentation
|
2012-07-01 22:30:07 +02:00 |
|
Sebastien Bourdeauducq
|
e2463da787
|
framebuffer: fake DMA for testing (WIP)
|
2012-07-01 21:46:11 +02:00 |
|
Sebastien Bourdeauducq
|
fc458a51c9
|
framebuffer/vtg: fix dataflow control (inc. WA for Migen bug - FIXME)
|
2012-07-01 21:45:52 +02:00 |
|
Sebastien Bourdeauducq
|
7bf5461ac0
|
framebuffer: fix pixel split
|
2012-07-01 21:44:33 +02:00 |
|
Sebastien Bourdeauducq
|
0a29b74cce
|
framebuffer: fix sync generation
|
2012-07-01 18:43:39 +02:00 |
|
Sebastien Bourdeauducq
|
8ba3118a83
|
framebuffer: register output of FIFO
|
2012-07-01 18:13:49 +02:00 |
|
Sebastien Bourdeauducq
|
309124711f
|
framebuffer: video timing generator
|
2012-07-01 17:03:40 +02:00 |
|
Sebastien Bourdeauducq
|
16c6e4f4a7
|
framebuffer: FIFO
|
2012-07-01 15:22:57 +02:00 |