c584cb3fa7
Add LiteX equivalent of Xilinx FIFO_SYNC_MACRO
2022-04-27 10:53:52 +02:00
ca6378a207
cpu/NaxRiscv: Improve place and route timings robustness
2022-04-20 15:13:09 +02:00
ff6e7bd6ad
cores/uart/Stream2Wishbone: Add asserts on data_width/address_width.
2022-04-20 11:01:21 +02:00
5e451d68f7
Merge pull request #1277 from trabucayre/uart_fix_Stream2Wishbone_v2
...
Uart fix stream2 wishbone v2
2022-04-20 10:56:38 +02:00
4e5d1848cc
integration/soc/cpu: Improve cpu-type/cpu-variant listing.
2022-04-20 10:37:03 +02:00
3dbe349dd9
liblitesata/sata_init: Add SATA Read check (Seems to be required with some disks).
2022-04-15 18:01:26 +02:00
a988712974
soc/cores/uart:Stream2Wishbone: remove no more needed data_width/address_width equality test
2022-04-15 17:43:50 +02:00
3cb34e7951
soc/cores/uart:Stream2Wishbone: supress data/address egality assert
2022-04-15 17:41:34 +02:00
557ebcedfb
liblitesata/sata_init: Always reinitialize core on call (Even when already ready).
2022-04-15 13:53:18 +02:00
ceb25445d2
wishbone/sram/burst: First review/Minor cleanups.
2022-04-15 09:03:12 +02:00
9c4778b2c1
Merge pull request #1267 from antmicro/wb-sram-inc-burst
...
soc/interconnect/wishbone: Add incrementing address burst mode to SRAM
2022-04-15 08:47:42 +02:00
8b2fc201cf
soc/cores/uart: Add assert data_width == address_width to prevent building broken logic and pass data_width/address_width to Wishbone.
2022-04-15 08:39:45 +02:00
fac39c8210
Merge pull request #1275 from fjullien/efinix_ifacewriter_add_gpio_options
...
Efinix ifacewriter add gpio options
2022-04-15 08:19:57 +02:00
08cd4803f3
Merge pull request #1274 from fjullien/fix_efinix_pll
...
Fix efinix pll
2022-04-15 08:19:18 +02:00
e86c06c9ff
efinix:clock: improve logging informations
2022-04-14 10:48:51 +02:00
25b4eb7b0b
efinix: dont print info in get_pll_resource
2022-04-14 10:48:51 +02:00
5f9d943d36
efinix: get_free_pll_resource needs to call get_pll_resource
2022-04-14 10:48:51 +02:00
66e49249cc
efinix:ifacewriter: add out_clk_inv and in_clk_inv to gpio block
2022-04-14 10:42:55 +02:00
78c35365e8
efinix:ifacewriter: add in_reg and out_reg to gpio block
2022-04-14 10:42:48 +02:00
63356b8187
cpu/naxriscv: Minor cleanups.
2022-04-14 10:12:45 +02:00
0a738002e0
openocd/jtag: Add JTAG-UART/JTABBone support to Zynq7000/ZynqMPSoC and define all Xilinx IRs for USERX.
...
Thanks @smunaut for the initial investigation/implementation. The changes have been minimized to:
- Adding an optional delay in TDI: On Zynq devices, TDI is delayed by 1 TCK to bypass the PS tap.
- Avoiding OpenOCD's -endstate DRPAUSE on Xilinx that does not seem required.
2022-04-14 09:51:03 +02:00
be43ef6424
cpu/NaxRiscv: Now support reset from the jtag
2022-04-12 19:38:36 +02:00
8c1bc139ab
soc/interconnect/wishbone: Cleanup in burst cycles support logic
2022-04-12 15:32:29 +02:00
ad46a57403
test/test_wishbone: Add test for Wishbone SRAM constant address burst cycle
2022-04-12 14:06:22 +02:00
cdd216f692
test/test_wishbone: Add basic test for SRAM with burst cycles support
...
Tests incrementing address burst cycle with linear and wrapped increments.
Only 4-beat wrap burst is tested in `test_sram_burst_wrap` test.
2022-04-12 14:06:22 +02:00
c00ca99ea9
soc/interconnect/wishbone: Add burst params to Interface test functions
...
This commit also replaces hardcoded CTI signal values with constants.
2022-04-12 14:06:22 +02:00
83ea56aeee
soc/interconnect/wishbone: Move burst cycles support option to SoCBusHandler/SoC classes
2022-04-12 14:06:22 +02:00
ca78f799e1
soc/integration/soc_core: Add SRAM/ROM burst cycles support switch
2022-04-12 14:06:22 +02:00
54f897f446
soc/interconnect/wishbone: Make burst cycles support in SRAM optional
2022-04-12 14:06:22 +02:00
8ef51a00ee
soc/interconnect/wishbone: Add incrementing burst cycles support to SRAM
...
This commit adds support for incrementing burst cycles in SRAM peripheral.
By default it's enabled, but can be disabled by passing `burst=False`
to the class while initializing, if it won't be useful for created design
(e.g. no Wishbone bus masters with burst support).
2022-04-12 14:06:22 +02:00
7416943f9c
cores/usb_fifo: Re-implement FT245PHYSynchronous, passing simple tests on FT601/LimeSDRMini-V2.0.
2022-04-11 19:23:58 +02:00
7187ac22e4
interconnect/axi: Add AXSIZE dict definition.
2022-04-11 19:20:22 +02:00
1989d85b91
software/libbase/i2c/i2c_poll: Also test for write when polling since some I2C devices do not respond to read or require a specific protocol.
2022-04-11 09:52:00 +02:00
9806f76619
soc/build: Remove Migen Git SHA1 from auto-generated headers/bios (Hasn't been useful).
2022-04-11 09:50:00 +02:00
c834600a5a
naxriscv/core: Cleanup ident.
2022-04-08 18:53:46 +02:00
c4dba614a6
cpu/naxriscv Got soft jtag tap and hard jtag tap with tunneling to work on hardware
2022-04-08 17:12:39 +02:00
fa611ba809
software/demo: Update README.md.
2022-04-07 11:47:14 +02:00
5222e7fc1a
software/demo: Add --mem parameter to allow specifying Memory region where code will be loaded/executed.
2022-04-07 11:22:12 +02:00
20c9bba8da
software/demo: Fix some warnings.
2022-04-07 10:50:07 +02:00
8e1265113b
software/demo/Makefile: Make it as much as possible similar to BIOS's Makefile.
2022-04-07 10:49:46 +02:00
b9fce9e1b2
soc/integration/builder: Add --no-compile argument to disable software and gateware compilation.
...
Short equivalent of --no-compile-software --no-compile-gateware.
2022-04-07 09:42:52 +02:00
f224036138
stream/ClockDomainCrossing: Revert with_common_rst to False by default (Previous behavior).
...
This seems to cause issues in simulation on some cores, this will first have to be fixed before
using it as default. Cores requiring it will set it to True explicitly for now.
2022-04-05 19:53:00 +02:00
ed6a6a83a9
litex_setup: Switch to manual install for Amaranth/Minerva (No longer supporting Python 3.6).
...
We could revert when upgrading LiteX python requirement.
2022-04-04 15:39:05 +02:00
d39c3ed626
soc/cores/led: Review/Rework #1265 .
...
- Split FSM in Main FSM/Xfer FSM to decouple Led data read from bit xfer and do read during xfer.
- Only keep optimization that are easily to understand.
- Default to new WS2812 revision (Since also works on old revision).
- Test 75/50/25MHz sys_clk_freq.
2022-04-04 15:24:54 +02:00
bd6f5fbf9d
Merge pull request #1265 from wnagele/ws2812_improvements
...
Improve WS2812 timings and add different hardware revision support
2022-04-04 15:20:15 +02:00
df1cb4eea1
Merge pull request #1262 from developandplay/demo-fix-bp
...
Fix demo.bin compilation for BlackParrot
2022-04-04 08:42:08 +02:00
67369403a9
Improve WS2812 timings and add different hardware revision support
2022-04-03 17:09:56 +02:00
1106da4e35
Fix demo bin compilation for BlackParrot
...
Same issue as:
https://github.com/enjoy-digital/litex/pull/1245
2022-04-02 00:18:39 +02:00
c400479174
stream/ClockDomainCrossing: Add Python's ID to local clock domain names to fix build with anonymous modules.
2022-04-01 15:56:49 +02:00
80b309d1a4
Merge pull request #1258 from antmicro/4_bit_dqs
...
Make memtest work with 4x DQ / DQS ratio
2022-03-31 17:21:07 +02:00
Robert Szczepanski
Dolu1990
Florent Kermarrec
Gwenhael Goavec-Merou
Franck Jullien
Rafal Kolucki
Wolfgang Nagele
developandplay