Sebastien Bourdeauducq
|
91e279ee04
|
bank/csrgen: use new bus API
|
2012-02-15 16:42:17 +01:00 |
|
Sebastien Bourdeauducq
|
af5230c8ee
|
bus: fix simple interconnect
|
2012-02-15 16:42:05 +01:00 |
|
Sebastien Bourdeauducq
|
0493212124
|
bus: simplify and cleanup
Unify slave and master interfaces
Remove signal direction suffixes
Generic simple interconnect
Wishbone point-to-point interconnect
Description filter (get_name)
Misc cleanups
|
2012-02-15 16:30:16 +01:00 |
|
Sebastien Bourdeauducq
|
1368b666df
|
s6ddrphy: prepare quilt
|
2012-02-14 15:52:39 +01:00 |
|
Sebastien Bourdeauducq
|
b157d84434
|
README
|
2012-02-14 15:43:09 +01:00 |
|
Sebastien Bourdeauducq
|
46b1f74e98
|
bus/asmibus/hub: forward data and tag_call
|
2012-02-14 14:00:17 +01:00 |
|
Sebastien Bourdeauducq
|
aef2e4b5e8
|
Use double quotes for all strings
|
2012-02-14 13:15:00 +01:00 |
|
Sebastien Bourdeauducq
|
0c214b484e
|
Use double quotes for all strings
|
2012-02-14 13:12:43 +01:00 |
|
Sebastien Bourdeauducq
|
5165ff7ec3
|
Include Wishbone to ASMI bridge
|
2012-02-13 23:12:57 +01:00 |
|
Sebastien Bourdeauducq
|
e11d9b9322
|
bus/wishbone2asmi: cache hits working
|
2012-02-13 23:11:16 +01:00 |
|
Sebastien Bourdeauducq
|
1662e1b3bc
|
corelogic: support reverse in displacer/chooser
|
2012-02-13 23:10:27 +01:00 |
|
Sebastien Bourdeauducq
|
264be80f2d
|
Fix syntax errors and other stupid problems
|
2012-02-13 22:28:02 +01:00 |
|
Sebastien Bourdeauducq
|
8a61d9d121
|
bus/csr: Rename a->adr d->dat to be consistent with the other buses
|
2012-02-13 21:46:39 +01:00 |
|
Sebastien Bourdeauducq
|
d6da88d11d
|
doc: update ASMI description
|
2012-02-13 17:23:32 +01:00 |
|
Sebastien Bourdeauducq
|
060426cb59
|
bus/wishbone2asmi: set WM, and send 0 when inactive
|
2012-02-13 16:49:43 +01:00 |
|
Sebastien Bourdeauducq
|
cad9d3b960
|
bus: Wishbone to ASMI caching bridge (untested)
|
2012-02-13 16:29:38 +01:00 |
|
Sebastien Bourdeauducq
|
244bf17db7
|
corelogic/misc: displacer + chooser
|
2012-02-11 20:57:08 +01:00 |
|
Sebastien Bourdeauducq
|
e10e4360f3
|
corelogic/misc/multimux: less confusing variable name
|
2012-02-11 20:56:51 +01:00 |
|
Sebastien Bourdeauducq
|
7894411418
|
bus/asmibus: fix typo
|
2012-02-11 20:56:01 +01:00 |
|
Sebastien Bourdeauducq
|
28b0c340af
|
corelogic/record: add to_signal convenience function
|
2012-02-11 20:55:23 +01:00 |
|
Sebastien Bourdeauducq
|
e62ac1d3a1
|
corelogic/misc: contiguous split
|
2012-02-11 11:52:15 +01:00 |
|
Sebastien Bourdeauducq
|
ef436a1ec9
|
bus/asmibus: add get_slots, fix get_fragment
|
2012-02-10 17:49:06 +01:00 |
|
Sebastien Bourdeauducq
|
945d655d45
|
bus: ASMI hub (untested)
|
2012-02-10 15:21:04 +01:00 |
|
Sebastien Bourdeauducq
|
c1bff38861
|
doc: update Bank description
|
2012-02-08 19:26:56 +01:00 |
|
Sebastien Bourdeauducq
|
0654bf4583
|
tools: use install and /usr/local (as suggested by David Kuehling)
|
2012-02-08 15:09:07 +01:00 |
|
Sebastien Bourdeauducq
|
bfd2bf4ed3
|
tools: remove bin2hex
|
2012-02-08 15:08:03 +01:00 |
|
Sebastien Bourdeauducq
|
755079d7fa
|
libbase: blocking UART write if IRQs are enabled
|
2012-02-07 15:12:27 +01:00 |
|
Sebastien Bourdeauducq
|
73fce59631
|
software: shell from original BIOS
|
2012-02-07 15:02:44 +01:00 |
|
Sebastien Bourdeauducq
|
ef0667d959
|
software: UART RX demo
|
2012-02-07 14:12:33 +01:00 |
|
Sebastien Bourdeauducq
|
506ffab11a
|
uart: RX support
|
2012-02-07 14:12:23 +01:00 |
|
Sebastien Bourdeauducq
|
fb22edc06a
|
software: enable -Wmissing-prototypes
|
2012-02-07 13:02:06 +01:00 |
|
Sebastien Bourdeauducq
|
63f6dece56
|
software: use the Clang/LLVM compiler
|
2012-02-07 12:52:34 +01:00 |
|
Sebastien Bourdeauducq
|
a40b0ea175
|
software: fix size_t and ptrdiff_t
|
2012-02-07 12:06:49 +01:00 |
|
Sebastien Bourdeauducq
|
494c383fa8
|
software: remove unnecessary IRQ acks
|
2012-02-07 00:07:25 +01:00 |
|
Sebastien Bourdeauducq
|
b6b1901bb8
|
LM32: make IP read-only and interrupt lines level-sensitive
|
2012-02-07 00:07:12 +01:00 |
|
Sebastien Bourdeauducq
|
4aaf48afb0
|
software: interrupt driven UART working
|
2012-02-06 23:53:29 +01:00 |
|
Sebastien Bourdeauducq
|
58f4f78d2c
|
sram: fix sub-word write
|
2012-02-06 23:13:35 +01:00 |
|
Sebastien Bourdeauducq
|
47883675db
|
bus/wishbone2csr: truncate WB data
|
2012-02-06 18:43:34 +01:00 |
|
Sebastien Bourdeauducq
|
1eb348c573
|
fhdl: do not attempt slicing non-array signals to keep Verilog happy
|
2012-02-06 18:07:02 +01:00 |
|
Sebastien Bourdeauducq
|
5cde57cb65
|
software: use new UART
|
2012-02-06 17:53:41 +01:00 |
|
Sebastien Bourdeauducq
|
33f1c456bf
|
top: connect UART IRQ
|
2012-02-06 17:45:40 +01:00 |
|
Sebastien Bourdeauducq
|
5dc875de69
|
UART: use new bank API and event manager
|
2012-02-06 17:45:31 +01:00 |
|
Sebastien Bourdeauducq
|
fcd6583cbb
|
bank: event manager
|
2012-02-06 17:39:32 +01:00 |
|
Sebastien Bourdeauducq
|
3a2a0c4dd8
|
bank: support registers larger than the bus word width
|
2012-02-06 16:15:27 +01:00 |
|
Sebastien Bourdeauducq
|
f3ddfffc47
|
bank: refactoring
|
2012-02-06 13:55:50 +01:00 |
|
Sebastien Bourdeauducq
|
1a86f26a66
|
bank/csrgen: use enumerate
|
2012-02-06 11:18:30 +01:00 |
|
Sebastien Bourdeauducq
|
45529d5941
|
BIOS: hello world
|
2012-02-05 20:01:28 +01:00 |
|
Sebastien Bourdeauducq
|
33da32417a
|
Update gitignore
|
2012-02-05 20:01:14 +01:00 |
|
Sebastien Bourdeauducq
|
9b9a510525
|
Memory map
|
2012-02-05 19:54:08 +01:00 |
|
Sebastien Bourdeauducq
|
629e771fc0
|
fhdl/structure: binary constant builder
|
2012-02-05 19:32:11 +01:00 |