Sebastien Bourdeauducq
|
0550cbb3ce
|
lasmicon: add CWL to PHY settings
|
2014-08-08 21:55:12 +08:00 |
|
Sebastien Bourdeauducq
|
777ebb7875
|
sdramphy/gensdrphy: fix rddata_en generation
|
2014-08-08 21:41:07 +08:00 |
|
Sebastien Bourdeauducq
|
a2c7ff4c0c
|
sdramphy: initial K7 DDR3 support
|
2014-08-08 21:28:26 +08:00 |
Florent Kermarrec
|
293ac09673
|
sdramphy/bios: make sdrrd/sdrwr generic
|
2014-08-08 19:25:10 +08:00 |
|
Sebastien Bourdeauducq
|
cfc37a3fa5
|
sdramphy/initsequence: rewrite DDR3 initialization sequence
|
2014-08-08 19:15:05 +08:00 |
|
Sebastien Bourdeauducq
|
e8db842538
|
s6ddrphy: fix DFI interface data width computation
|
2014-08-08 19:14:15 +08:00 |
|
Sebastien Bourdeauducq
|
efb2466c7e
|
gensoc: add id for KC705
|
2014-08-06 23:53:51 +08:00 |
|
Sebastien Bourdeauducq
|
fb48b89bac
|
platforms/kc705: generate clocks for SDRAM
|
2014-08-06 23:53:26 +08:00 |
|
Sebastien Bourdeauducq
|
ca6d6954c1
|
targets/ppro: use migen reset synchronizer
|
2014-08-06 19:38:11 +08:00 |
|
Florent Kermarrec
|
d1ff43faa7
|
gensoc/cpuif: do not generate access functions for registers > 64 bits
|
2014-08-04 22:38:19 +08:00 |
|
Florent Kermarrec
|
452a4a76f3
|
use verilog namespace to export mila configuration
|
2014-08-03 17:09:01 +02:00 |
|
Sebastien Bourdeauducq
|
37968e649b
|
targets/kc705: use PLL for clocking
|
2014-08-03 21:42:39 +08:00 |
|
Florent Kermarrec
|
6ffed70b59
|
uart2wishbone: disconnect rx line from shared pads when bridge is selected
(avoid CPU crash when we communicate with the bridge)
|
2014-08-03 13:15:56 +02:00 |
|
Florent Kermarrec
|
f4e6cebab2
|
clean up
|
2014-08-03 11:44:27 +02:00 |
|
Sebastien Bourdeauducq
|
1a09eb7a19
|
mor1kx: sync
|
2014-08-03 15:57:55 +08:00 |
|
Sebastien Bourdeauducq
|
61eae462f3
|
README: update
|
2014-08-03 15:48:55 +08:00 |
|
Sebastien Bourdeauducq
|
f7a7137127
|
targets: add basic KC705
|
2014-08-03 15:48:30 +08:00 |
|
Sebastien Bourdeauducq
|
213cb43ae5
|
Keep only basic SoC designs in MiSoC
|
2014-08-03 12:30:15 +08:00 |
|
Florent Kermarrec
|
cd51e78f54
|
storage: use SyncFIFOBuffered to implement fifo in block ram
|
2014-08-02 19:12:03 +02:00 |
|
Florent Kermarrec
|
47a85cc1ad
|
use new MiSoC fifo (no flush signal)
|
2014-08-01 10:36:15 +02:00 |
|
Sebastien Bourdeauducq
|
9395214d75
|
remove stale programmer.py
|
2014-08-01 12:34:38 +08:00 |
|
Florent Kermarrec
|
62c9043d07
|
move programmer to mibuild
|
2014-08-01 08:03:53 +08:00 |
|
Florent Kermarrec
|
25b3aff6f1
|
sdramphy: add init sequence for DDR3
|
2014-07-31 10:29:32 +08:00 |
Yann Sionneau
|
32171da46d
|
Better UART baudrate generator, and testbench
This enables high speed (tested to 4Mbps) operation.
|
2014-07-31 10:24:52 +08:00 |
|
Sebastien Bourdeauducq
|
2cb7d73870
|
mor1kx: sync
|
2014-07-28 21:36:00 -06:00 |
|
Sebastien Bourdeauducq
|
8349543732
|
style
|
2014-07-05 18:56:20 +02:00 |
|
Sebastien Bourdeauducq
|
2bb821c571
|
crt-or1k: trim useless exception vectors
|
2014-07-05 18:53:23 +02:00 |
|
Sebastien Bourdeauducq
|
9a64309fcd
|
Merge branch 'master' of github.com:m-labs/misoc
|
2014-07-04 10:29:53 +02:00 |
|
Sebastien Bourdeauducq
|
6462ee7fe1
|
Upgrade mor1kx. This fixes the UART bug that was due to IRQ 0 and 1 being non-maskable.
|
2014-07-04 10:29:42 +02:00 |
|
Florent Kermarrec
|
d4833cb3dc
|
cpuif: remove limitations on csr data_width
|
2014-06-28 17:39:55 +02:00 |
|
Florent Kermarrec
|
a0df5baa55
|
host: add support for various csr_data width (8 & 32 tested, but should work with others)
|
2014-06-26 13:22:21 +02:00 |
|
Florent Kermarrec
|
0f9bc5ad6e
|
fix bit inversion on CSV/PY exports
|
2014-06-21 19:06:47 +02:00 |
|
Florent Kermarrec
|
074a12b444
|
create dump class and specific export functions, add python dictionnary export
|
2014-06-19 13:24:47 +02:00 |
|
Florent Kermarrec
|
a737358919
|
host: split read/export and add csv export
|
2014-06-17 11:25:10 +02:00 |
|
Sebastien Bourdeauducq
|
e5ca0c5ed5
|
make.py: add platform-option
|
2014-06-07 13:43:23 +02:00 |
|
Florent Kermarrec
|
8719206a3a
|
uart2wishbone: add default baudrate
|
2014-06-05 15:13:20 +02:00 |
|
Sebastien Bourdeauducq
|
4c2a2090b1
|
libbase: remove crt during make clean
|
2014-06-01 23:17:43 +02:00 |
|
Sebastien Bourdeauducq
|
ac97815619
|
targets/simple: pass kwargs
|
2014-05-24 11:29:03 +02:00 |
|
Sebastien Bourdeauducq
|
b26ac465bd
|
crt0: remove macadress for or1k as well
|
2014-05-24 10:43:50 +02:00 |
Robert Jordens
|
6deeca064f
|
bios/crt0.S: remove unused macaddr, add syscall handler stub
|
2014-05-24 10:41:54 +02:00 |
|
Robert Jordens
|
81ed92d3b9
|
spiflash: redundant slice
|
2014-05-24 10:39:07 +02:00 |
|
Robert Jordens
|
d3b96a0a33
|
programmer: make xc3sprog verbose
|
2014-05-24 10:39:02 +02:00 |
|
Robert Jordens
|
ed902bfcdf
|
crt: add umoddi3
|
2014-05-24 10:38:55 +02:00 |
|
Florent Kermarrec
|
b94cba2d4b
|
mila: add input pipe to ease timing
|
2014-05-24 09:23:16 +02:00 |
|
Sebastien Bourdeauducq
|
dc2024f54d
|
bios: remove references to 'DDR' SDRAM, as we also support SDR SDRAM
|
2014-05-23 21:31:26 +02:00 |
|
Sebastien Bourdeauducq
|
e9b49ebb44
|
Use SDRAM on the Papilio Pro
Based on code by Robert Jordens
|
2014-05-23 21:26:09 +02:00 |
|
Florent Kermarrec
|
31e142fd88
|
drivers: clean up / fixes
|
2014-05-22 18:33:28 +02:00 |
|
Florent Kermarrec
|
9a059336bf
|
storage: simplify run length encoder...
|
2014-05-22 18:13:27 +02:00 |
|
Florent Kermarrec
|
0bc1cd6f77
|
fix uart selection when opening wishbone
|
2014-05-22 16:11:32 +02:00 |
|
Florent Kermarrec
|
1dcbb077fd
|
make.py: init bios memory in build-bitstream action otherwise it is not possible to run clean or build-csr-csv or build-headers without build-bios
|
2014-05-21 21:16:06 +02:00 |