c4161cfbfe
examples: update sim
2019-03-15 20:16:42 +01:00
201a0e2fb4
test/test_examples: add nexys4ddr
2019-03-15 20:10:50 +01:00
69afaf5a19
common: add separators, reorganize a bit
2019-03-15 20:08:08 +01:00
0bc241c2bf
phy/ecp5ddrphy: use inline comments on ECP5DDRPHYInit
2019-03-14 23:50:36 +01:00
c65ff974b6
phy/ecp5ddrphy: simplify ECP5DDRPHYInit, integrate it in the PHY, add burstdet registers
2019-03-05 12:25:31 +01:00
4274db809e
common/TXXDcontroller: fix for compatibility with Yosys and vendor tools
2019-03-04 12:48:42 +01:00
a74d5c9d9e
common/TXXDcontroller: set ready default value to 1 with self.comb instead of reset value
...
Fix SDRAM build with Yosys
2019-03-04 09:22:03 +01:00
cec35f3efd
Merge pull request #77 from daveshah1/ecp5_75MHz
...
ecp5ddrphy: Shift read position forwards to fix higher frequencies
2019-03-02 22:34:12 +01:00
fa26dcdcb0
ecp5ddrphy: Shift read position forwards to fix higher frequencies
2019-03-02 19:14:14 +00:00
6715c1bd45
Merge pull request #76 from daveshah1/trellis_io
...
ecp5ddrphy: Use triples for inputs to fix build with TRELLIS_IOs
2019-02-25 19:26:45 +01:00
691d9308b2
ecp5ddrphy: Use triples for inputs to fix build with TRELLIS_IOs
2019-02-25 18:03:05 +00:00
9057f510d2
phy: add ECP5 imports
2019-02-25 15:30:04 +01:00
f660618295
phy: add initial ECP5DDRPHY
2019-02-25 14:44:01 +01:00
640194a5c9
examples: add nexys4ddr_config
2019-02-21 23:32:45 +01:00
0ac1af367a
examples/litedram_gen: add DDR2 support
2019-02-21 23:32:23 +01:00
f4184ec37a
example/litedram_gen: update, add descriptions of config parameters
2019-02-21 23:19:52 +01:00
79806aad20
modules/ddr3: add MT41K64M16
2019-02-20 22:47:55 +01:00
ea6b841dfe
phy/s7ddrphy and usddrphy: add cmd_latency parameter
...
On some boards, we need to delay command to have a optimal write_leveling window,
cmd_latency can be use to delay write data so that cwl is ensured.
2019-02-19 18:00:23 +01:00
fd3e9afbcd
phy/s7ddrphy: fix cmd delays
2019-02-14 09:42:33 +01:00
f61c8d93af
phy/s7ddrphy: make clk/cmd odelaye2s configurable
...
Required on some DDR3 boards of optimal write-leveling calibration
2019-02-13 18:23:12 +01:00
e0224f458c
phy/usddrphy: make clk/cmd odelaye3s configurable
...
Required on some DDR4 boards of optimal write-leveling calibration
2019-02-13 12:06:17 +01:00
d89b17177a
modules/mt40a1g8: use _L (long) timings
2019-02-12 11:26:48 +01:00
2d4fdd1de4
litedram/sdram_init/ddr4: disable data mask (not required)
2019-02-12 10:52:39 +01:00
0b49cbbc84
Merge pull request #74 from softerhardware/master
...
Update to MT40A1G8 that Phillip was successful with
2019-02-09 07:10:15 +01:00
d65377fa1f
Update to MT40A1G8 that Phillip was successful with
2019-02-08 15:52:51 -08:00
f2074542a1
sdram_init/ddr4: set data mask enable bit
2019-02-02 23:14:30 +01:00
6d09a47103
Merge pull request #73 from softerhardware/master
...
Additional DDR3 and DDR4 SDRAMModules
2019-01-26 15:06:37 +01:00
92df55f234
travis: change tests order, comment test_examples for now (need to install the CPU toolchain to travis)
2019-01-26 15:00:16 +01:00
8e6ad4cc75
Additional DDR3 and DDR4 SDRAMModules
2019-01-25 17:54:14 -08:00
2d4b5ba775
core/crossbar: cosmetic
2019-01-22 13:56:35 +01:00
429d3a89de
test/common: set rdata_valid_rand_level default value to 0
2019-01-21 16:54:23 +01:00
9ddb3e2113
travis: set python version to 3.6
2019-01-21 16:36:17 +01:00
cc3880423a
Merge pull request #72 from EwoutH/master
...
Add Travis CI
2019-01-21 16:35:32 +01:00
8e01cba7e6
Add Travis CI ( #1 )
...
* Create .travis.yml
* Change Python version to 3.6
* Change OS to Linux 1604 and Python to version 3.7
* Set directory
* Update .travis.yml
* Update .travis.yml
* Update .travis.yml
* Update .travis.yml
* Update .travis.yml
* Update .travis.yml
* Update .travis.yml
* Update .travis.yml
* Update .travis.yml
* Update .travis.yml
* Update .travis.yml
* Update .travis.yml
* Split test in jobs
* Remove recursive
* Fix jobs
* Add litex --recursive
* Removed .py's in jobs
* re-added recursive
* Move tests to env:
* Python 3.5 test
* Run init and common tests always
2019-01-21 15:59:42 +01:00
031746a53c
frontend/bist: fix for data_width < 31 (16 bits SDRAMs)
2019-01-18 17:56:32 +01:00
b4c552a77f
core/multiplexer: fix command steering for nphases=1 (SDRAM), thanks jfng
2019-01-17 09:06:09 +01:00
224a423082
common: allow setting electrical settings with DDR4
2019-01-08 17:00:57 +01:00
fc3a192a87
phy/gensdrphy: make CAS latency configurable
2019-01-08 09:44:58 +01:00
b4ee95c3e3
sdram_init: generate ddrx_mr1 only if mr1 is not None
2019-01-07 22:59:20 +01:00
2483d25f79
test/test_ecc: update
2019-01-04 10:43:57 +01:00
6757a14d51
frontend/ecc: add error injection capability
2019-01-04 10:43:51 +01:00
7eee80da19
frontend/ecc: add description, rename dec signal to ded
2019-01-04 08:44:05 +01:00
14c6062b00
core/crossbar: remove "ROW_COL_BANK" address_mapping (need to be simulated)
2018-12-28 11:10:53 +01:00
180b3d2cc1
modules: adjust MT48LC16M16 timings
2018-12-27 22:25:59 +01:00
906edf1917
phy/gensdrphy: make cke/dm optional.
2018-12-23 23:10:04 +01:00
81fa19e58d
phy/usddrphy: fix DRC REQP-1665.
...
When the ODELAYE3 ODELAYE3 DELAY_TYPE is FIXED, the RST pin should be GND.
2018-12-19 11:37:06 +01:00
c275755473
phy/usddrphy: add iodelay_clk_freq parameter
2018-12-19 10:43:17 +01:00
62a31de21f
phy: rename KUSDDRPHY to USDDRPHY since compatible with Kintex/Virtex Ultrascale
2018-12-18 11:31:41 +01:00
e91366cd31
frontend/axi: use buffered SyncFIFO on datapath (reduce resource usage)
2018-12-18 10:57:05 +01:00
da6fc8c39b
README: add Kintex Ultrascale PHY
2018-12-17 16:08:57 +01:00
Florent Kermarrec
David Shah
Steve Haynal - VSD Engineering
Ewout ter Hoeven