Sebastien Bourdeauducq
|
48aae9bee5
|
Use Instance.Input(..., ClockSignal/ResetSignal) instead of Instance.ClockPort/ResetPort
|
2013-03-18 17:44:01 +01:00 |
Sebastien Bourdeauducq
|
a23df42a7a
|
Use automatic register naming
|
2013-03-12 15:47:54 +01:00 |
Sebastien Bourdeauducq
|
a9b723568a
|
Use new module, autoreg and eventmanager Migen APIs
|
2013-03-10 19:32:38 +01:00 |
Sebastien Bourdeauducq
|
0caac2246d
|
Use new 'specials' API
|
2013-02-24 13:07:25 +01:00 |
Sebastien Bourdeauducq
|
51f4f920a2
|
Do not use super()
|
2012-12-18 14:55:58 +01:00 |
Sebastien Bourdeauducq
|
c44ff8941c
|
Move Token
|
2012-12-14 15:54:16 +01:00 |
Sebastien Bourdeauducq
|
3986790621
|
Remove ActorNode
|
2012-12-12 22:52:55 +01:00 |
Sebastien Bourdeauducq
|
053f8ed82c
|
Fix instantiations
|
2012-12-06 20:57:00 +01:00 |
Sebastien Bourdeauducq
|
8bf6945dfd
|
Use new bitwidth/signedness system
|
2012-11-29 23:38:04 +01:00 |
Sebastien Bourdeauducq
|
ced98d7bee
|
framebuffer: use new SingleGenerator
|
2012-10-09 21:11:26 +02:00 |
Sebastien Bourdeauducq
|
c86dd3cbef
|
Define clock domains instead of passing extra clocks as regular signals
|
2012-09-11 00:21:07 +02:00 |
Sebastien Bourdeauducq
|
5931c5eb59
|
Basic support for new clock domain and instance API
|
2012-09-10 23:47:06 +02:00 |
Sebastien Bourdeauducq
|
42d5e850fe
|
framebuffer: disable debugger by default
|
2012-08-05 01:11:37 +02:00 |
Sebastien Bourdeauducq
|
855eec776d
|
Add ASMIprobe core
|
2012-08-04 16:31:24 +02:00 |
Sebastien Bourdeauducq
|
0642f0ca94
|
framebuffer: support df debugger
|
2012-08-03 18:51:18 +02:00 |
Sebastien Bourdeauducq
|
99b889a551
|
framebuffer: clean shutdown
|
2012-07-12 20:13:31 +02:00 |
Sebastien Bourdeauducq
|
58d1e8a541
|
framebuffer: use ASMI reader factory
|
2012-07-12 18:56:17 +02:00 |
Sebastien Bourdeauducq
|
73a58977e4
|
framebuffer: print rgb in simulation
|
2012-07-07 11:34:22 +02:00 |
Sebastien Bourdeauducq
|
99bb705407
|
framebuffer: fix FIFO read clocking
|
2012-07-07 11:30:27 +02:00 |
Sebastien Bourdeauducq
|
2dfdc8f3c5
|
Revert "framebuffer: switch to real DMA"
This reverts commit 3add96212b .
|
2012-07-07 10:58:13 +02:00 |
Sebastien Bourdeauducq
|
3add96212b
|
framebuffer: switch to real DMA
|
2012-07-07 00:23:56 +02:00 |
Sebastien Bourdeauducq
|
ce82f188d0
|
framebuffer: fix deadlock
|
2012-07-07 00:12:34 +02:00 |
Sebastien Bourdeauducq
|
2b85624924
|
framebuffer: make simulation easier
|
2012-07-03 19:04:44 +02:00 |
Sebastien Bourdeauducq
|
210e473b5d
|
framebuffer: fix computation of alignment bits
|
2012-07-03 18:14:39 +02:00 |
Sebastien Bourdeauducq
|
59289cfa3b
|
framebuffer: indentation
|
2012-07-01 22:30:07 +02:00 |
Sebastien Bourdeauducq
|
e2463da787
|
framebuffer: fake DMA for testing (WIP)
|
2012-07-01 21:46:11 +02:00 |
Sebastien Bourdeauducq
|
fc458a51c9
|
framebuffer/vtg: fix dataflow control (inc. WA for Migen bug - FIXME)
|
2012-07-01 21:45:52 +02:00 |
Sebastien Bourdeauducq
|
7bf5461ac0
|
framebuffer: fix pixel split
|
2012-07-01 21:44:33 +02:00 |
Sebastien Bourdeauducq
|
0a29b74cce
|
framebuffer: fix sync generation
|
2012-07-01 18:43:39 +02:00 |
Sebastien Bourdeauducq
|
8ba3118a83
|
framebuffer: register output of FIFO
|
2012-07-01 18:13:49 +02:00 |
Sebastien Bourdeauducq
|
309124711f
|
framebuffer: video timing generator
|
2012-07-01 17:03:40 +02:00 |
Sebastien Bourdeauducq
|
16c6e4f4a7
|
framebuffer: FIFO
|
2012-07-01 15:22:57 +02:00 |
Sebastien Bourdeauducq
|
acdd34e4ae
|
framebuffer: VTG and FIFO skeleton
|
2012-06-29 17:09:16 +02:00 |
Sebastien Bourdeauducq
|
ccbd5e8baf
|
framebuffer: chop memory words
|
2012-06-29 16:11:05 +02:00 |
Sebastien Bourdeauducq
|
0f9e16a034
|
framebuffer: ala flow->actorlib
|
2012-06-24 19:15:19 +02:00 |
Sebastien Bourdeauducq
|
53fec3191c
|
framebuffer: control.For -> misc.IntSequence
|
2012-06-22 15:01:25 +02:00 |
Sebastien Bourdeauducq
|
ef13dc1eb1
|
framebuffer: address generator and DMA
|
2012-06-17 18:36:23 +02:00 |
Sebastien Bourdeauducq
|
a52c3135c1
|
framebuffer: frame initiator
|
2012-06-17 17:22:02 +02:00 |
Sebastien Bourdeauducq
|
3a02524cc7
|
VGA framebuffer connections
|
2012-06-17 13:41:26 +02:00 |