8066a9e265
efinix/dbparser: support more Titanium pll_in pins
...
* Veridied to fix using A11 on Ti60F255. Without this the wrong GPIO was silently used
* Seems to correctly select PLL_IN clock for these Ti60F255 pins:
** H6, B2, C5, E6, A11, C14, L11, R13, P11, R5, A2
2023-06-06 08:51:41 +02:00
e10643bfd5
yosys: add command line arg to be quiet
2023-06-06 08:51:22 +02:00
4eed62143c
litex_client: remove duplicate read
2023-06-06 08:49:54 +02:00
5e667f17d7
csr: fix field access check
...
* Broken in 5dc440e80d
2023-06-06 08:49:32 +02:00
88ec1b3f5e
tools: include LITESD in zephyr dts generator
2023-06-06 08:42:49 +02:00
eb67197a46
tools/linux: fix dts warning: missing #address-cells
2023-06-06 08:42:35 +02:00
9b67898e99
tools/linux: add sys_clk to device tree
...
* required for using standard devm_clk_get() clock mechanism in linux drivers
2023-06-06 08:41:58 +02:00
200a1a18ee
soc/software: move helpers to hw/common.h
...
Fixes warning:
liblitespi/spiflash.c: In function 'spiflash_erase_range':
liblitespi/spiflash.c:202:4: warning: implicit declaration of function 'cdelay' [-Wimplicit-function-declaration]
cdelay(CONFIG_CLOCK_FREQUENCY/25);
^~~~~~
Fixes link failure with spiflash and without liblitedram after commit: 118dd6ed08
2023-06-06 08:41:35 +02:00
d8ba2e8f65
build/xilinx/vivado: Add project commands to add commands just after project creation.
2023-06-05 14:20:59 +02:00
a1106b997e
soc/add_spi_sdcard: Fix broken/useless add_module.
...
Was already useless before and raise a valid assertion.
2023-06-04 08:19:15 +02:00
e5f790f29f
Merge pull request #1699 from bjonnh/fix_lattice_programmer
...
Fix frequency specification for ECPDAP on Lattice
2023-05-30 10:41:23 +02:00
93b45a687f
interconnect/stream/Pipeline: Finalize Pipeline if modules are provided during __init__ (for retro-compatibility).
2023-05-30 08:25:08 +02:00
eb8e43359d
Fix frequency specification for ECPDAP on Lattice
...
It was given as kHz but it takes Hz
2023-05-27 18:59:07 -05:00
2a27ca18ea
stream/Pipeline: Allow Pipeline to be created dynamically.
...
Ex:
self.submodules.pipeline = Pipeline()
self.pipeline.add(m0)
self.pipeline.add(m1)
self.pipeline.add(m3)
2023-05-26 10:17:02 +02:00
c6ccb626e8
Merge pull request #1673 from jiegec/vcu128
...
Add support for clam shell topology
2023-05-25 22:22:56 +02:00
57bffbbb92
Merge pull request #1697 from hansfbaier/master
...
AvalonMM/AvalonMM2Wishbone: fix read bursts (readdatavalid one cycle too short)
2023-05-22 19:22:56 +02:00
6ad14ef644
AvalonMM/AvalonMM2Wishbone: fix read bursts (readdatavalid one cycle too short)
2023-05-22 10:04:38 +07:00
54192651d8
build/xilinx/ise/add_period_constraint: Add keep parameter.
2023-05-21 09:33:19 +02:00
f5a9efd8ba
build/add_period_constraint: Fix trellis (thanks bjonnh and zyp) and avoid specific add_period_constraint in libero_soc.
2023-05-21 09:06:20 +02:00
60537fc39f
build/xilinx/yosys_nextpnr: fix f4pga_device for xc7a100 : xc7a35t -> xc7a100t
2023-05-18 12:13:29 +02:00
9c890a0a27
gen/fhdl/verilog: Simplify/Rename registers initialization parameter.
2023-05-17 17:24:06 +02:00
be1d64acaf
Merge pull request #1690 from bunnie/asic-target
...
add an option to generate without reg initializers (asic targets)
2023-05-17 16:53:51 +02:00
fb0c9e846d
build/add_period_constraint: Simplify by using new integrated cases in generic add_period_constraint.
2023-05-17 16:45:45 +02:00
53a0bc92e4
build/generic_toolchain: Directly handle specific cases with clk None and differential clk.
2023-05-17 16:44:35 +02:00
a4eac2d360
Merge pull request #1691 from jersey99/clock-keep-optional
...
Clock keep optional for XilinxPlatform
2023-05-17 16:36:47 +02:00
5115ec3513
Merge pull request #1692 from zyp/fix_dispatcher_single
...
soc/interconnect/packet: Don’t bypass dispatcher with a single slave if it can be deselected.
2023-05-17 16:31:09 +02:00
91f56aaf0e
soc/interconnect/packet: Don’t bypass dispatcher with a single slave if it can be deselected.
2023-05-17 01:36:42 +02:00
6437c9e406
Merge remote-tracking branch 'upstream/master' into clock-keep-optional
2023-05-15 14:25:31 -07:00
4e15fd54b0
add an option to generate without reg initializers (asic targets)
...
ASIC targets can't set a reg to a known value on boot, so for
more accurate simulations it would be nice to have an option
in the platform to specify generating the verilog without 'reg'
initializers. The presence of these initializers can mask
problems in simulations with X-prop that can lead to missing
explicit reset conditions.
2023-05-15 18:45:10 +08:00
782f045b16
Merge pull request #1689 from hansfbaier/master
...
Avalon2Wishbone: Burst can only advance if write is high and waitrequest low
2023-05-11 08:27:40 +02:00
2b4c75ddd3
Avalon2Wishbone: Burst can only advance if write is high and waitrequest low
2023-05-11 08:24:12 +07:00
7d58f5d640
Merge pull request #1685 from hansfbaier/avalon-burst-test
...
Assert readdatavalid on bursts in Avalon2WishboneMM test (fixes #1686 )
2023-05-10 11:12:36 +02:00
33fbf558a2
Merge branch 'master' into avalon-burst-test
2023-05-10 11:12:30 +02:00
82526460e9
Merge pull request #1684 from hansfbaier/retro-vga
...
Add low res video modes
2023-05-10 11:09:46 +02:00
537b1b8530
Merge pull request #1683 from hansfbaier/master
...
AvalonMM2Wishbone: use same addressing on avalon and wishbone, leave address translation to the user
2023-05-10 11:09:13 +02:00
ef904a14e1
AvalonMM2Wishbone: fix burst reads ( #1686 )
2023-05-10 05:22:49 +07:00
71a0e398a7
Avalon2Wishbone test: assert readdatavalid on bursts
2023-05-10 04:05:16 +07:00
90581a2f13
add some low resolution video modes
2023-05-09 15:29:27 +07:00
f00eb4e112
AvalonMM2Wishbone: use same addressing on avalon and wishbone, leave address translation to the user
2023-05-09 15:26:27 +07:00
3ab7ebe536
CHANGES.md: Release 2023.04.
2023-05-08 10:59:17 +02:00
3c03b6f5e4
avalon/AvalonMM2Wishbone: Fix avl.readdatavalid.
...
Multi-driven, remove assign in BURST-READ.
2023-05-08 10:18:56 +02:00
dd40c25b23
avalon/AvalonMM2Wishbone: Fix write byteenable/sel.
...
From mnl_avalon_spec.pdf:
"The byteenables can change for different words of the burst."
2023-05-08 10:03:51 +02:00
f7ee9fad96
avalon/AvalonMM2Wishbone: Do other cosmetic changes.
2023-05-08 09:57:35 +02:00
9f44a498d6
avalon/AvalonMM2Wishbone: Simplify wb.cti.
...
In BURST-WRITE/READ, wb.cti can't be BURST_NONE.
2023-05-08 09:42:12 +02:00
a62149831d
avalon/AvalonMM2Wishbone: Avoid reseting burst_set (not useful since always set before use).
2023-05-08 09:29:02 +02:00
451fb8d378
avalon/AvalonMM2Wishbone: Directly set burst_read in BURST-READ state.
2023-05-08 09:27:05 +02:00
8e1a3880d3
interconnect/avalon: Switch to directory/python package and split mm/st.
...
Similarly to what is done for AXI and will avoid too complex/large files.
2023-05-08 09:25:16 +02:00
7071304b10
soc/interconnect/avalon/AvalonMM: Do a first cosmetic cleanup pass.
...
- Add separators.
- Use coding style similar to other modules.
- Replace the Mux with simpler If/Else constructs to improve understanding and readability.
2023-05-08 09:14:35 +02:00
c5c7e86cca
WIP AvalonMM interface and Avalon to Wishbone Bridge ( #1674 )
...
Add initial AvalonMM interface and AvalonMM2Wishbone.
2023-05-08 08:42:10 +02:00
85ee31aae7
setup.py: Prepare for 2023.04.
2023-05-07 20:54:04 +02:00
Andrew Dennison
Richard Tucker
Florent Kermarrec
Jonathan Bisson
Hans Baier
Gwenhael Goavec-Merou
Vegard Storheil Eriksen
Vamsi Vytla
bunnie