Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
8,224 Commits 40 Branches 14 Tags 26 MiB
Commit Graph

8224 Commits

Author SHA1 Message Date
Florent Kermarrec d1e2f6d2b0 bist: show current length in MB 2015-01-20 15:24:52 +01:00
Florent Kermarrec 77778d24ae bist: add decoding of capabilities 2015-01-20 15:00:37 +01:00
Florent Kermarrec faef2319ad bist: decode more infos from identify data 2015-01-20 12:32:28 +01:00
Florent Kermarrec a5ae470ec9 fix license 2015-01-20 10:49:37 +01:00
Florent Kermarrec 0d77c780c6 copy README chapters to .rst 2015-01-19 23:28:14 +01:00
Florent Kermarrec 2bb9c6b649 add verilog backend to use the core with a "standard" flow 2015-01-19 20:38:48 +01:00
Florent Kermarrec d84ae7c80c clean up 2015-01-19 18:13:43 +01:00
Florent Kermarrec 18f2933d8b add doc skeleton (from emscripten with readthedocs theme) 2015-01-19 17:10:24 +01:00
Florent Kermarrec 79dbb6da4b replace Makefile with make.py (will enable verilog rtl generation for integration with standard flows) 2015-01-19 09:45:34 +01:00
Florent Kermarrec 6de7e15a0c refactor code 2015-01-17 13:22:52 +01:00
Florent Kermarrec 6f2c7a236c add support of identify device command 2015-01-17 02:35:25 +01:00
Florent Kermarrec fadac0cf83 drivers: fix mask generation when using cond 2015-01-16 23:50:33 +01:00
Florent Kermarrec c227576f3d add test_link.py (replace test_bist_mila) 2015-01-16 21:16:05 +01:00
Florent Kermarrec 175618bcb4 use csr_data_width of 32 to speed up data mila upload 2015-01-16 20:57:01 +01:00
Florent Kermarrec 083bd54121 global clean up 
- remove initial sims
- remove SATAPHYDeviceCtrl
- rename to LiteSATA
- rename test to bist
 2015-01-16 20:26:15 +01:00
Florent Kermarrec e90d97e9c2 phy: remove GTXE2_COMMON (no longer need since it was a Vivado bug that is now fixed) 2015-01-16 19:25:35 +01:00
Florent Kermarrec d13366dd2d bist: use hardware counter for speed calc and remove loops mode 2015-01-16 18:48:34 +01:00
Florent Kermarrec 7ccc5f5274 link/cont: improve timing 2015-01-16 18:13:07 +01:00
Florent Kermarrec 1170a1070b add need_reset from controller to request system reset when SATA is not locked 2015-01-15 00:56:47 +01:00
Florent Kermarrec 8f14f67ea6 simplify UART2Wishbone and add timeout 2015-01-14 18:10:37 +01:00
Florent Kermarrec 788546c6ae add frontend and improve BIST 2015-01-14 15:47:13 +01:00
Florent Kermarrec 54597f1bfc use new submodules/specials/clock_domains automatic collection 2015-01-14 13:55:18 +01:00
Florent Kermarrec 62f55e32cf use new submodules/specials/clock_domains automatic collection 2015-01-12 13:14:26 +01:00
Florent Kermarrec 4f38b0ef6e improve timings with BufferizeEndpoints 2015-01-08 22:59:31 +01:00
Florent Kermarrec d196a517d6 use 166MHz clock 2015-01-08 22:58:26 +01:00
Florent Kermarrec 4deda89dcb simplify bist 2015-01-07 22:15:57 +01:00
Florent Kermarrec 1c03f72252 command: add robustness and simplify RX path 2015-01-07 18:49:10 +01:00
Florent Kermarrec aed1064465 command: replace SyncFIFO with Buffer for cmd_buffer 2015-01-06 17:03:27 +01:00
Florent Kermarrec a450079866 command: add support for larger DMAs 2015-01-06 16:48:19 +01:00
Florent Kermarrec c08c0ffc4e link: check CRC on RX path 2014-12-25 17:15:35 +01:00
Florent Kermarrec 5575ecbcb2 test: fix link_tb and bist_tb 2014-12-25 12:28:06 +01:00
Florent Kermarrec aa8c0c983c add option to implement or not mila (to see real ressource usage of the SATA controller) 2014-12-24 15:57:42 +01:00
Florent Kermarrec 7efaef485f command: remove returns to IDLE state (will be better to add a timeout for a transfer and reset the fsm). 2014-12-24 15:08:06 +01:00
Florent Kermarrec 8b1522bbc9 clean up TestDesign 2014-12-24 15:05:17 +01:00
Florent Kermarrec 7df1d75dee use max_count of 16 and clean up 2014-12-23 23:19:48 +01:00
Florent Kermarrec 74dd907503 add test_bist_mila to show how to capture data 2014-12-23 21:00:38 +01:00
Florent Kermarrec 834e9b99be host/drivers: add possibility to pass cond dict to ease trigger pattern generation 2014-12-23 20:53:05 +01:00
Florent Kermarrec db711edd89 add test_bist with mila 2014-12-23 20:41:35 +01:00
Florent Kermarrec 3e5a4ab097 add wr_only and rd_only mode to BIST (to test speed) and switch to 100MHz system clock 2014-12-23 20:41:13 +01:00
Florent Kermarrec 678ee33af4 improve BIST and clean up (remove support of identify command and debug code) 2014-12-23 19:27:52 +01:00
Florent Kermarrec 38d3f3697b test bist at high speed(working) 2014-12-23 01:39:41 +01:00
Florent Kermarrec 46b2d02783 test bist at slow speed (working) 2014-12-23 00:41:39 +01:00
Florent Kermarrec 6b12782816 read/write seems OK with CommandGenerator 2014-12-23 00:08:22 +01:00
Florent Kermarrec 5e513c25c2 link: fix rx path 2014-12-22 20:58:38 +01:00
Florent Kermarrec 9bb7e6d0ab ethmac: improve testbenchs 2014-12-21 17:37:25 +08:00
Sebastien Bourdeauducq 6fca1dd4dc mibuild/xilinx_vivado: fix list aliasing problem 2014-12-21 17:37:11 +08:00
Florent Kermarrec 8576b91290 xilinx_vivado: add parameters to pass specific commands (to be declared in platforms) 2014-12-21 17:35:42 +08:00
Florent Kermarrec 037ea05b1e crc: modify CRCChecker to remove CRC and clean up 2014-12-21 17:24:52 +08:00
Florent Kermarrec c17159754c add test_read / test_write (HOST<-->HDD transfers OK for the 3 tests, rx data seems to be stuck in link of command layer) 2014-12-20 16:50:34 +01:00
Florent Kermarrec eebc2abcda add mode generic CommandGenerator for debug 2014-12-20 16:21:26 +01:00