Florent Kermarrec
|
be0eb8d265
|
use cachesize reported in wishbone2lasmi
|
2015-02-27 14:13:38 +01:00 |
|
Florent Kermarrec
|
9814001c79
|
create cpu dir and move lm32/mor1kx in it
|
2015-02-27 10:51:03 +01:00 |
|
Florent Kermarrec
|
9f636f7985
|
move memtest to sdram
|
2015-02-27 10:47:54 +01:00 |
|
Florent Kermarrec
|
b817cf49b3
|
replace self._r_register by self._register in all CSR declaration
|
2015-02-27 10:36:09 +01:00 |
|
Florent Kermarrec
|
e4de5a0c9d
|
make.py: avoid some actions in make all (do not flash if load-bitstream is specified or if bios is in blockram)
|
2015-02-27 10:23:17 +01:00 |
|
Florent Kermarrec
|
77a6f580e2
|
gensoc: add check_cpu_memory_region and check_csr_region to detect csr and mem regions conflicts
|
2015-02-27 10:23:02 +01:00 |
|
Florent Kermarrec
|
617bc70d7f
|
liteeth: move doc
|
2015-02-27 09:15:54 +01:00 |
Robert Jordens
|
2b12679ef6
|
add pipistrello target
|
2015-02-26 21:35:42 -07:00 |
|
Robert Jordens
|
c9ed38dec8
|
gensoc: missing self.
|
2015-02-26 21:32:11 -07:00 |
Sebastien Bourdeauducq
|
a3909bb5e2
|
Merge branch 'master' of https://github.com/m-labs/misoc
|
2015-02-26 21:28:12 -07:00 |
Yann Sionneau
|
8364fe6674
|
target/kc705: allow access to pll_sys signal before BUFG
|
2015-02-26 15:56:10 -07:00 |
|
Florent Kermarrec
|
09fbbca53e
|
gensoc: cpus now directly add their verilog sources
|
2015-02-26 20:49:21 +01:00 |
|
Florent Kermarrec
|
5e8a0c496d
|
gensoc: add mem_map and mem_decoder to avoid duplications
|
2015-02-26 20:12:27 +01:00 |
|
Florent Kermarrec
|
5ac5ffe359
|
gensoc: get platform_id from platform
|
2015-02-26 19:07:19 +01:00 |
|
Florent Kermarrec
|
554731ae44
|
targets/simple: make it generic (no default_platform, use platform's default_clk_name/default_clk_period)
|
2015-02-26 13:08:15 +01:00 |
|
Florent Kermarrec
|
02b3f51382
|
liteeth: fix example_designs generation
|
2015-02-26 10:23:38 +01:00 |
|
Florent Kermarrec
|
00862a383c
|
liteeth: fix import (from liteeth --> from misoclib.liteeth)
|
2015-02-26 09:48:37 +01:00 |
|
Florent Kermarrec
|
60effe1d95
|
move files to liteeeth and create example_designs directory
|
2015-02-26 09:35:14 +01:00 |
|
Sebastien Bourdeauducq
|
0267868cbe
|
remove litex submodule
|
2015-02-25 10:40:44 -07:00 |
|
Sebastien Bourdeauducq
|
658cb0e405
|
merge liteeth
|
2015-02-25 10:35:39 -07:00 |
|
Sebastien Bourdeauducq
|
8015d12692
|
move files for misoc integration
|
2015-02-25 10:34:11 -07:00 |
|
Florent Kermarrec
|
eef679b6d4
|
phy/sim: generate sop/eop
|
2015-02-25 17:47:44 +01:00 |
|
Florent Kermarrec
|
6b7026f521
|
add sim phy
|
2015-02-24 01:42:56 +01:00 |
|
Florent Kermarrec
|
282c9b9426
|
test: add make.py to replace static config.py file
|
2015-02-23 00:21:12 +01:00 |
|
Florent Kermarrec
|
b1dee774cd
|
tty working
|
2015-02-22 15:23:55 +01:00 |
|
Florent Kermarrec
|
2fa28c1b5d
|
mac: add padding
|
2015-02-22 13:56:06 +01:00 |
|
Florent Kermarrec
|
acdf511bd1
|
doc: remove IP
|
2015-02-21 23:33:21 +01:00 |
|
Florent Kermarrec
|
65294a5577
|
add tty over udp (will need mac to insert padding)
|
2015-02-21 21:26:52 +01:00 |
|
Florent Kermarrec
|
0a9043b6c1
|
remove MiSoC dependency
|
2015-02-21 19:34:14 +01:00 |
|
Florent Kermarrec
|
6db831e5a8
|
update LiteX
|
2015-02-18 11:39:22 -07:00 |
|
Florent Kermarrec
|
73ab271f9a
|
targets/kc705: fix csr address conflict on eth
|
2015-02-18 10:45:18 -07:00 |
|
Florent Kermarrec
|
0a38b8c74a
|
add LiteX external core and remove ethmac
|
2015-02-18 10:43:44 -07:00 |
|
Florent Kermarrec
|
9ebb8f8022
|
remove verilog and move mxcrg.v to misoclib/mxcrg
|
2015-02-18 10:40:30 -07:00 |
|
Florent Kermarrec
|
5500c41915
|
move lm32/mor1kx submodules to extcores
|
2015-02-18 10:39:18 -07:00 |
|
Florent Kermarrec
|
4c9554b65c
|
gensoc: call do_exit after SoC is built
|
2015-02-18 10:38:14 -07:00 |
|
Florent Kermarrec
|
e6f1bdb152
|
update LiteScope
|
2015-02-18 16:51:35 +01:00 |
|
Florent Kermarrec
|
e17791a85b
|
readme/make.py: add powered by Migen
|
2015-02-18 16:38:48 +01:00 |
|
Florent Kermarrec
|
70f94ea0eb
|
logo : add powered by Migen
|
2015-02-17 23:17:46 +01:00 |
|
Florent Kermarrec
|
79a7f9ecb8
|
create BaseSoC as a basic example design and build UDPSoC/EtherboneSoC on top of it
|
2015-02-17 12:37:17 +01:00 |
|
Florent Kermarrec
|
eeaf03669a
|
test: we can now test regs with Etherbone
|
2015-02-17 01:15:06 +01:00 |
|
Florent Kermarrec
|
1a3183c15d
|
etherbone: fix addressing
|
2015-02-17 00:02:49 +01:00 |
|
Florent Kermarrec
|
67958f7448
|
mac: fix missing core csr generation
|
2015-02-16 14:44:36 +01:00 |
|
Florent Kermarrec
|
da13bd536e
|
gensoc: add csr_data_width and csr_address_width as parameters In some case we want to have mode than 32 CSR or and csr_data_width != 8
|
2015-02-14 03:24:23 -08:00 |
|
Florent Kermarrec
|
3559de9b4c
|
add setup.py
|
2015-02-14 02:44:39 -08:00 |
|
Florent Kermarrec
|
aedc964908
|
update download instructions
|
2015-02-12 22:02:50 +01:00 |
|
Florent Kermarrec
|
4e4800e1b2
|
simplify litescope export with do_exit call
|
2015-02-12 21:00:45 +01:00 |
|
Florent Kermarrec
|
bceee36ef6
|
etherbone: reads OK on hardware
|
2015-02-12 15:50:07 +01:00 |
|
Florent Kermarrec
|
23c4f5c090
|
etherbone: writes OK on hardware
|
2015-02-12 13:15:30 +01:00 |
|
Florent Kermarrec
|
bfb50e698f
|
etherbone: add more debug signals
|
2015-02-12 12:33:10 +01:00 |
|
Florent Kermarrec
|
0818c29287
|
etherbone: probing OK on hardware
|
2015-02-12 12:17:17 +01:00 |