11dbe19084
soc_core/sdram: cleanup, add disclaimer
2020-02-10 16:21:21 +01:00
5eb88cd904
soc: add add_sdram
2020-02-10 16:01:19 +01:00
39011593ac
soc: add csr_regions, update copyright
2020-02-10 15:11:37 +01:00
d2b069516a
soc: add cpu rom/sram check
2020-02-10 14:48:46 +01:00
de100fddf5
soc: add SOCIORegion and manage it
2020-02-10 14:36:53 +01:00
6b8c425f9b
soc: reorder main components/peripherals
2020-02-10 13:07:09 +01:00
84b5df7871
soc: add add_cpu method
2020-02-09 21:56:32 +01:00
7ee9ce38a7
.gitmodules/black-parrot: switch to https://github.com/enjoy-digital/black-parrot (without the submodules)
2020-02-09 19:53:04 +01:00
b676a559fd
soc: fix unit-tests
2020-02-09 19:01:03 +01:00
0a5883901a
soc: integrate constants/build
2020-02-08 22:08:37 +01:00
014d5a56a8
soc: show sorted regions (by origin) / locs
2020-02-08 21:34:26 +01:00
c69b6b7c12
soc: simplify color theme
2020-02-08 21:30:34 +01:00
1dced8183e
Merge pull request #278 from scanakci/blackparrot_litex
...
Blackparrot litex
2020-02-08 10:30:55 +01:00
3cb90297ac
soc: add add_uart method
2020-02-08 10:19:18 +01:00
e5cacb8bbd
soc_core: cleanup imports
2020-02-07 23:16:29 +01:00
33d498b826
soc_core: get_csr_address no longer used
2020-02-07 23:11:08 +01:00
1feff1d7d5
soc: integrate CSR master/interconnect/collection and IRQ collection
2020-02-07 19:50:35 +01:00
3ba7c29ed9
soc: add add_constant/add_config methods
2020-02-07 19:09:54 +01:00
29bbe4c02a
soc: add add_csr_bridge method
2020-02-07 18:49:20 +01:00
b84c291c34
soc: add add_controller/add_identifier/add_timer methods
2020-02-07 18:31:50 +01:00
9445c33e9d
soc: add add_ram/add_rom methods
2020-02-07 16:06:32 +01:00
e5a8ac1dab
soc: add automatic bus data width convertion to add_master/add_slave
2020-02-07 15:31:59 +01:00
8f67f1157d
soc/soc_core: cleanup, remove some unused attributes
2020-02-07 15:19:02 +01:00
2c6e5066a7
soc: move SoCController from soc_core to soc
2020-02-07 14:52:53 +01:00
848fa20d1e
soc: create SoCLocHandler and use it to simplify SoCCSRHandler and SoCIRQHandler
2020-02-07 13:25:54 +01:00
39458c92eb
soc: add use_loc_if_exists on SoCIRQ.add to use current location is already defined
2020-02-06 19:50:44 +01:00
1eff0799a4
soc: add use_loc_if_exists on SoCCSR.add to use current location is already defined
2020-02-06 18:50:17 +01:00
8bc420679a
soc/integration: initial adaptation to new SoC class
2020-02-06 18:21:13 +01:00
1d70ef6958
soc/cores/spi_opi: cleanup, rename to S7SPIOPI (since 7-Series specific for now)
2020-02-06 17:58:01 +01:00
62f3537db0
soc/cores: rename spiopi to spi_opi
2020-02-06 17:08:00 +01:00
f58e8188b7
soc/cores/i2s: cleanup pass, rename to S7I2SSlave (since 7-Series specific for now), rename fifodepth to fifo_depth for consistency with others cores.
2020-02-06 17:00:04 +01:00
c2c80b5d0a
Merge pull request #378 from betrusted-io/merge_ip
...
Request to merge I2S and SPIOPI cores
2020-02-06 16:29:33 +01:00
98e46c2708
reduce indents
2020-02-06 21:55:44 +08:00
6baa07a69b
soc/integration: add new soc class prorotype with SoCRegion/SoCBus/SoCCSR/SoCIRQ/SoC
2020-02-06 11:06:41 +01:00
d2b394a9be
update doc comments on events for i2s
2020-02-06 17:58:02 +08:00
416afd3109
add doc comment for event
2020-02-06 17:56:21 +08:00
33d9e45a8b
fix formatting on spiopi
...
Pycharm really butchered the code when I did a copy-and-paste...
it has questionable default formatting preferences.
2020-02-06 17:54:26 +08:00
9b11e9192d
cpu/vexriscv: update submodule
2020-02-06 10:50:35 +01:00
cc6ed667df
Request to merge I2S and SPIOPI cores
2020-02-06 17:25:00 +08:00
ae085782ae
doc: add lxsocdoc.md (README from lxsocdoc repository)
2020-02-05 11:06:57 +01:00
5ff02e23a0
Merge pull request #375 from xobs/add-lxsocdoc
...
Add lxsocdoc
2020-02-05 10:15:21 +01:00
1944d8d9d0
bios/main: add LiteX tagline
2020-02-04 19:14:23 +01:00
40cddca933
Merge pull request #376 from antmicro/build-sim-do-not-override-C-LD-FLAGS
...
build/sim: allow to use environment's {C,LD}FLAGS
2020-02-04 18:19:33 +01:00
90fe585003
build/sim: allow to use environment's {C,LD}FLAGS
...
There are use cases where additional flags should be added to CFLAGS or
LDFLAGS, e.g. when using Conda environment.
2020-02-04 17:31:31 +01:00
58598d4fda
integration: svd: move svd generation to `export`
...
It was suggested that we should move svd generation into `export`,
alongside the rest of the generators such as csv, json, and h. This
performs this move, while keeping a compatible `generate_svd()` function
inside `soc/doc/`.
Signed-off-by: Sean Cross <sean@xobs.io>
2020-02-04 23:49:08 +08:00
73ed7e564c
soc: doc: use sphinx toctree as it was intended
...
The sphinx toctree was behaving oddly, and so previously we were
ignoring it completely. This patch causes it to be used correctly,
which removes the need for double-including various sections.
Signed-off-by: Sean Cross <sean@xobs.io>
2020-02-04 20:34:10 +08:00
7c3bc0b09f
litex-doc: initial merge of lxsocdoc
...
lxsocdoc enables automatic documentation of litex projects, including
automatic generation of SVD files.
This merges the existing lxsocdoc distribution into the `soc/doc` directory.
Signed-off-by: Sean Cross <sean@xobs.io>
2020-02-04 20:14:41 +08:00
bd6fd3da55
Merge pull request #373 from antmicro/l2-reverse
...
tools/litex_sim: use l2_reverse flag
2020-02-03 12:55:48 +01:00
f3b068e2ee
tools/litex_sim: use l2_reverse flag
2020-02-03 12:03:57 +01:00
3350d33f9c
wishbone/Cache: add reverse parameter
2020-01-31 19:31:33 +01:00
Florent Kermarrec
bunnie
Sean Cross
Mariusz Glebocki
Piotr Binkowski