Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
1,349 Commits 39 Branches 2 Tags 15 MiB
Commit Graph

168 Commits

Author SHA1 Message Date
Dolu1990 30b05eaf96 Add CsrInterface to allow custom CSR addition 
Add CustomCsrDemoPlugin as a show case
 2018-01-31 18:13:42 +01:00
Dolu1990 42e677ec0d 1.40 DMIPS/Mhz update 2018-01-29 15:24:14 +01:00
Dolu1990 3f9c8edc4c
Update README.md 2018-01-28 13:04:59 +01:00
Dolu1990 a98a0f72a6 Update GCC information, update Murax performances 2018-01-27 22:02:23 +01:00
Dolu1990 26732942e5 Update DMIPS/Mhz 
Add cached config with maximal performance settings
FullBarrielShifterPlugin can now be configured to do everything in the execute stage
 2018-01-25 01:11:57 +01:00
Dolu1990 f5d5b91f7a More info about eclipse debugging 2018-01-09 19:58:57 +01:00
Dolu1990 6a521a8d13 Better MuraxSim gui 
Add MuraxSim in the readme
 2018-01-09 08:59:17 +01:00
Dolu1990 5a8c131eb5
Update README.md 2017-12-13 13:24:43 +01:00
Dolu1990 5c8251d6a7
Update README.md 2017-12-13 13:23:55 +01:00
Dolu1990 04ca72df66
Update README.md 2017-12-05 16:29:26 +01:00
Dolu1990 586d3ed286 Update formal VexRiscv to halt on missaligned dbus 2017-11-26 15:30:48 +01:00
Dolu1990 7c19288648 Update Synthesis bench 
Update some synthesis results
 2017-11-17 20:10:46 +01:00
Dolu1990 0cf278b04f
Update README.md 2017-11-07 00:12:58 +01:00
Dolu1990 173336af33 Update README.md 2017-10-20 14:44:31 +02:00
Dolu1990 228623a309 Update pinsec picture 2017-10-16 12:06:24 +02:00
Dolu1990 8857bcd7f6 Add documentation about resets 2017-10-16 11:31:03 +02:00
Dolu1990 0327c5ec3a Update README.md 2017-08-31 10:09:11 +02:00
Dolu1990 d543325294 script about gcc prebuild version 2017-08-17 02:46:12 +02:00
Charles Papon 7811d90f99 update gcc path 2017-08-14 12:16:40 +02:00
Charles Papon 8fbd777794 Update readme with GCC changes from the VexRiscvSocSoftware repo 2017-08-14 11:40:33 +02:00
Charles Papon 85fa3776d3 Readme fix typo 2017-08-11 13:49:27 +02:00
Dolu1990 6072e9157e Update VexRiscv area/Fmax 2017-08-10 22:13:19 +02:00
Charles Papon 37f2674d5b Add commands to genreate the SIMD_ADD cpu 2017-08-08 18:44:32 +02:00
Charles Papon 1653548140 Better readme about custum instruction testing 2017-08-08 18:36:23 +02:00
Charles Papon 665df18ee9 Add version information about verilator on readme 2017-08-05 19:14:08 +02:00
Charles Papon 9f65a21f3e Readme add information about the Murax with a demo program in ROM 2017-08-04 00:17:29 +02:00
Charles Papon a4d99d734b Typo fix 2017-08-01 00:01:52 +02:00
Charles Papon e3411012d7 Add links to demo software 2017-08-01 00:01:27 +02:00
Charles Papon 568c7d1365 Update murax readme 2017-07-31 13:57:34 +02:00
Dolu1990 8708d2482f Add more information about dependencies 2017-07-30 11:37:22 +02:00
Charles Papon de33128e01 Add Murax 0.55 DMIPS/Mhz 2017-07-30 02:42:14 +02:00
Charles Papon 087e3dda89 Add Murax scripts 2017-07-29 22:43:43 +02:00
Charles Papon 2736681be6 Add Murax in the readme 2017-07-29 22:25:28 +02:00
Charles Papon e8aa828744 PcPlugin change fastPcCalculation into relaxedPcCalculation 
relaxedPcCalculation relax timings on the IBusSimple address => better FMax when the CPU is integrated into a SoC
 2017-07-29 21:36:30 +02:00
Charles Papon 493f7721cb All FreeRTOS tests are now passing 2017-07-28 00:07:51 +02:00
Charles Papon 9fe4e1d54d Package refractoring VexRiscv -> vexriscv Plugin -> plugin 2017-07-23 13:28:17 +02:00
Charles Papon 54f785b1a3 Add full avalon support (pass regression) 2017-07-21 17:40:45 +02:00
Charles Papon 52f5020e64 Rename some regression commands 
Add Avalon regressions (PASS)
DebugModule read response is now 1 cycle latency
 2017-07-21 14:32:49 +02:00
Dolu1990 950944e040 typo fix 2017-07-19 18:36:30 +02:00
Dolu1990 8643086fc0 Add Briey area and timings into readme 2017-07-19 18:34:16 +02:00
Dolu1990 02c9b0be75 readme add full no cache 2017-07-17 16:52:36 +02:00
Dolu1990 2b03b8487d Add Small and productive in readme 2017-07-17 15:38:52 +02:00
Charles Papon 431750cac3 readme update TOC 2017-07-17 14:22:13 +02:00
Charles Papon 99c3397243 readme, better plugin example 2017-07-17 14:19:28 +02:00
Dolu1990 708a8f66de typo fixes 2017-07-17 14:01:35 +02:00
Dolu1990 a4ac2ca8ce Fix typo 2017-07-16 20:41:03 +02:00
Dolu1990 5190ba28e0 readme add features 2017-07-16 19:06:05 +02:00
Dolu1990 a38b137db2 readme ToC fix 2017-07-16 18:10:03 +02:00
Dolu1990 cd2fb402c1 readme ToC fix 2017-07-16 18:08:39 +02:00
Dolu1990 3134725aa9 readme ToC fix 2017-07-16 18:06:45 +02:00
Dolu1990 43ac85aaf6 Readme add index and demonstrator 2017-07-16 17:47:32 +02:00
Dolu1990 8635054b38 cleaning 2017-07-16 14:42:24 +02:00
Dolu1990 79c2972076 Update bench config with realistic embedded CSR 2017-07-16 14:34:42 +02:00
Dolu1990 53300c4116 Add area and FMax in readme 
Add Synthesis bench
 2017-07-16 13:50:19 +02:00
Charles Papon 6930e76042 Remove mepc from smallest CSR config 
Better readme
 2017-07-16 00:44:23 +02:00
Charles Papon d3dcfcec06 Add toAvalon bridge to cached bus 
Add VexRiscvAvalon demo
 2017-07-14 18:04:41 +02:00
Charles Papon b9cbb27b81 Add Briey informations 2017-07-09 18:02:01 +02:00
Charles Papon f51f28164a Fix info to flush data cache 
Briey sim add VGA GUI (SDL2)
Add DE0-Nano Briey support
 2017-07-09 01:00:46 +02:00
Charles Papon e9ab3d71d5 update readme 
add uart.elf binary for testing
 2017-06-26 14:44:52 +02:00
Charles Papon c85f6b89de Update verilator requirements 2017-06-15 20:27:20 +02:00
Charles Papon 03be1f354f Better readme 2017-06-15 14:06:32 +02:00
Charles Papon bc90331c49 Cleaning 2017-06-15 13:54:34 +02:00
Charles Papon 88a2c4a603 Cleaning/Add documentation 2017-06-15 13:44:21 +02:00
Dolu1990 cabf602efc Update README.md 2017-05-19 17:13:33 +02:00
Charles Papon 349d600182 Better readme 
cleaning
 2017-03-27 00:33:34 +02:00
Charles Papon e5148e5e05 Better readme 2017-03-26 22:43:00 +02:00
Charles Papon 70e8bc503e Add readme 2017-03-26 22:38:07 +02:00
Dolu1990 130ed6345c boot 2017-03-08 22:17:48 +01:00