Florent Kermarrec
|
15c6f89b1a
|
#570: Update CAN support with LiteX https://github.com/enjoy-digital/litex/pull/2007.
|
2024-07-05 10:26:28 +02:00 |
enjoy-digital
|
2e120bf8a4
|
Merge pull request #570 from disdi/master
Add support for CTUCAN for Arty & Genesys2 board
|
2024-07-05 09:21:09 +02:00 |
Gwenhael Goavec-Merou
|
ac427feb0a
|
targets/lattice_certuspro_nx_vvml,lattice_certuspro_nx_evn: switch sys_clk to NXPLL
|
2024-07-03 12:36:28 +02:00 |
Florent Kermarrec
|
9898672744
|
siglent_sdr1104xe: Update IP/MAC addresses.
|
2024-07-02 17:09:23 +02:00 |
Gwenhael Goavec-Merou
|
1c06988d80
|
platforms,targets/lattice_certuspro_nx_evn,lattice_certuspro_nx_vvml: set sysconfig SPI_MASTER mode by default at platform level
|
2024-07-01 11:07:25 +02:00 |
enjoy-digital
|
40204ac815
|
Merge pull request #595 from trabucayre/lattice_certusnxpro
Lattice certusnxpro
|
2024-06-28 13:26:47 +02:00 |
enjoy-digital
|
5813df9b44
|
Merge pull request #591 from VOGL-electronic/efinix_trion_t20_pulse_reset
targets: efinix_trion_t20_bga256_dev_kit: add pulse for reset
|
2024-06-28 13:24:29 +02:00 |
Gwenhael Goavec-Merou
|
8579af5710
|
lattice_certuspro_nx_vvml: new board support
|
2024-06-28 12:47:57 +02:00 |
Gwenhael Goavec-Merou
|
f27bbc9645
|
lattice_certuspro_nx_evn: new board support
|
2024-06-28 12:47:16 +02:00 |
Florent Kermarrec
|
4f8540d53e
|
targets/litex_acorn_baseboard_mini: Switch to _litex_acorn_baseboard_mini_io.
|
2024-06-27 14:23:43 +02:00 |
Fin Maaß
|
c205bb756b
|
targets: efinix_trion_t20_bga256_dev_kit: add pulse for reset
to do a reset on the trion t20 a pulse is needed.
Signed-off-by: Fin Maaß <f.maass@vogl-electronic.com>
|
2024-06-24 09:14:55 +02:00 |
inc
|
cb43cdf6f9
|
targets/machdyne_vanille: set uart_name to stub
|
2024-06-22 12:13:30 +02:00 |
inc
|
a1df389c7e
|
machdyne: switch to LiteXArgumentParser; add mozart ml2+mx1 and vivaldi ml1
|
2024-06-22 11:26:43 +02:00 |
inc
|
34e85c5cf6
|
machdyne: fix typos; add vanille and lakritz
|
2024-06-22 09:26:42 +02:00 |
enjoy-digital
|
95f5e030e5
|
Merge pull request #590 from trabucayre/zynq_csr_master_bus
ZynqXXX boards: remove CSR definition and GP0 connection to CPU
|
2024-06-19 08:48:33 +02:00 |
Florent Kermarrec
|
dad6b2b9b6
|
efinix_trion_t20_bga256_dev_kit: Cleanup/Review platform/target.
|
2024-06-19 08:23:54 +02:00 |
enjoy-digital
|
8eaa4d637e
|
Merge pull request #589 from VOGL-electronic/sdram_efinix_trion_t20
efinix_trion_t20: add sdram
|
2024-06-19 08:18:19 +02:00 |
Gwenhael Goavec-Merou
|
70fb3de96c
|
targets: All boards based on Zynq7000: remove csr definition and GP0 connection to the SoC: now handled by zynq700 core CPU
|
2024-06-19 07:59:24 +02:00 |
Gwenhael Goavec-Merou
|
efd6c8b0aa
|
targets/alinx_axu2cga,xilinx_zcu216,xilinx_kv260: remove csr definition and GP0 connection to the SoC: now handled by znqmp core CPU
|
2024-06-19 07:54:50 +02:00 |
Florent Kermarrec
|
07881259a5
|
litex_acorn_baseboard_mini: Assert cleanups.
|
2024-06-18 17:41:01 +02:00 |
Florent Kermarrec
|
6857418deb
|
litex_acorn_baseboard_mini: Allow simultaneous pcie and ethernet.
|
2024-06-18 13:56:08 +02:00 |
Florent Kermarrec
|
805a520b5a
|
litex_acorn_baseboard_mini: Fix and test PCIe Gen2 X1 with it.
|
2024-06-18 09:14:08 +02:00 |
Gwenhael Goavec-Merou
|
27b99d4169
|
targets/lambdaconcept_ecpix5.py: allows configuring eth_ip/remote_ip/dynamic
|
2024-06-14 15:58:25 +02:00 |
Gwenhael Goavec-Merou
|
635e932084
|
targets/lambdaconcept_ecpix5.py: added argument to select version (r02 by default)
|
2024-06-14 15:57:11 +02:00 |
Florent Kermarrec
|
1b22061e93
|
litex_acorn_baseboard_mini: Add PCIe support (Not yet buildable with Ethernet or SATA due to GTPE2_COMMON sharing).
|
2024-06-13 17:46:16 +02:00 |
Fin Maaß
|
2cd89cdd16
|
efinix_trion_t20: add sdram
add sdram of the efinix trion t20 bga256 dev kit.
Signed-off-by: Fin Maaß <f.maass@vogl-electronic.com>
|
2024-06-13 12:16:09 +02:00 |
Florent Kermarrec
|
ed6ff8f4fe
|
targets: Switch to LiteX byte size definitions.
|
2024-06-13 10:04:19 +02:00 |
enjoy-digital
|
1013a53240
|
Merge pull request #587 from akioolin/master
Add HSEDA XC7A35T board support
|
2024-06-11 18:50:06 +02:00 |
Gwenhael Goavec-Merou
|
8bb3caee5f
|
targets/quicklogic_quickfeather: updated qlal4s3b_cell_macro Clock and Reset signals (similar fix to #1797)
|
2024-05-30 08:37:14 +02:00 |
Akio
|
3c181106b8
|
Add HSEDA XC7A35T board support
Add HSEDA XC7A35T board support
|
2024-05-21 21:00:27 +08:00 |
enjoy-digital
|
7cfc622353
|
Merge pull request #583 from hansfbaier/alientex_davincipro
alientek davincipro: fix speedgrade
|
2024-04-23 15:54:33 +02:00 |
Florent Kermarrec
|
a6b8457111
|
target/efinix_ti60_f225: Add L2 Cache (16KB for now) to improve perfs/Coremark.
|
2024-04-23 11:45:07 +02:00 |
Florent Kermarrec
|
e4a15f6064
|
targets/alinx_axau15: Remove unwanted add_sdcard() call.
|
2024-04-23 11:40:01 +02:00 |
Hans Baier
|
e0e2bf8f97
|
add Alientek DaVinci Pro FPGA board
|
2024-04-22 14:44:53 +07:00 |
Hans Baier
|
110c051779
|
add Alientek DaVinci Pro FPGA board
|
2024-04-22 13:46:39 +07:00 |
Florent Kermarrec
|
aaab2dcfe2
|
alinx_axau15: Add PCIe speed support (Gen3 or Gen4) and add SDCard parameter.
|
2024-04-19 14:35:13 +02:00 |
Florent Kermarrec
|
3dc2fb9c0d
|
ti60_f225_dev_kit: Remove Ethernet/Etherbone debug that is no longer useful.
|
2024-04-12 12:21:36 +02:00 |
Gwenhael Goavec-Merou
|
fad45b45c1
|
targets/limesdr_mini_v2.py: allows using jtag_uart and added a note to load a demo firmware with litex_term + jtag_uart
|
2024-04-11 15:12:17 +02:00 |
Gwenhael Goavec-Merou
|
62b5b58aec
|
platforms,targets/xilinx_zc706: added choice between vivado(default) and openFPGALoader, re-enable DDR
|
2024-04-08 20:38:09 +02:00 |
enjoy-digital
|
d2d38794f4
|
Merge pull request #579 from hansfbaier/qmtech-altera-sdram-attrs
Better Altera SDRAM IO properties for more speed
|
2024-04-04 10:56:37 +02:00 |
enjoy-digital
|
44ab802ae6
|
Merge pull request #577 from hansfbaier/qmtech-ddr3-fix
qmtech_artix7_fgg676/fbg484: fix wrong memory chip type
|
2024-04-04 10:55:06 +02:00 |
Florent Kermarrec
|
bce119e0c3
|
litex_acorn_baseboard_mini: Proper fix to allow simultaneous Ethernet and SATA.
Tested successfully with ./litex_acorn_baseboard_mini.py --with-etherbone --with-sata --build --load.
-> Able to ping 192.168.1.50
-> Able to initialize SATA:
litex> sata_init
Initialize SATA...
Model: WDC WDS120G1G0A-00SS50
Capacity: 120GB
Successful.
|
2024-04-04 10:52:56 +02:00 |
Florent Kermarrec
|
d24e69c112
|
litex_acorn_baseboard_mini: Try to share QPLL to allow enabling SATA and Ethernet/Etherbone simultaneously.
|
2024-04-03 12:04:36 +02:00 |
Florent Kermarrec
|
934002e7e6
|
targets/alinx_axau15: Avoid USPHBMPCIEPHY workaround.
|
2024-04-02 12:46:11 +02:00 |
Florent Kermarrec
|
e4c4391a9c
|
colorlight_i9plus: Switch to OpenFPGALoader for loading bitstreams.
|
2024-04-02 08:44:25 +02:00 |
Hans Baier
|
7d89aa0fe9
|
qmtech altera boards: sdram io properties for more speed
|
2024-03-30 20:43:41 +07:00 |
Gwenhael Goavec-Merou
|
2392473b89
|
targets/xilinx_zc706: typo ZCU -> ZC
|
2024-03-30 11:54:28 +01:00 |
Gwenhael Goavec-Merou
|
a72f2a2e68
|
targets/xilinx_zc706: typo...
|
2024-03-29 07:18:19 +01:00 |
Gwenhael Goavec-Merou
|
27dce96bf8
|
targets/xilinx_zc706: SFP/etherbone working: added a note to use it
|
2024-03-29 07:16:53 +01:00 |
Gwenhael Goavec-Merou
|
917ae33351
|
targets/xilinx_zc706: temporary disabled ddr3
|
2024-03-29 07:11:06 +01:00 |