Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
1,947 Commits 9 Branches 14 Tags 11 MiB
Commit Graph

1947 Commits

Author SHA1 Message Date
Josuah Demangeon a5a6a313cc targets/lattice_crosslink_nx_evn: add main_ram section for firmware 
This takes the values from the Antmicro SDI MIPI converter as a model
and is enough to run a Zephyr hello world, but not seemingly enough for
a the Zephyr Shell sample.

Related: https://github.com/litex-hub/zephyr-on-litex-vexriscv/pull/13
 2023-08-18 19:56:58 +02:00
Icenowy Zheng ebfb9b8e01 sipeed_tang_mega_138k: new board 
Signed-off-by: Icenowy Zheng <uwu@icenowy.me>
 2023-08-15 16:33:13 +08:00
Josuah Demangeon 2e5c6eb7a7 platforms/crosslink_nx_evn: add SPI flash support 2023-08-11 16:46:52 +02:00
Josuah Demangeon 1a46bcce5e targets/lattice_crosslink_nx_evn: fix arguments in flash programming 2023-08-10 14:39:01 +02:00
Josuah Demangeon 3c0b6956cc platforms/crosslink_nx_evn: Fix 5412d0e always disabling uartbone 
Also fix a warning about register_mem being deprecated, taking
inspiration from platforms/crosslink_nx_vip
 2023-08-09 18:07:13 +02:00
Josuah Demangeon 8172a304b3 platforms/crosslink_nx_evn: allow use of OpenOCD 2023-08-08 23:25:41 +02:00
enjoy-digital 3903cdee92
Merge pull request #517 from bayi/master 
Digilent CMOD A7 ISSIRAM fix
 2023-08-08 19:29:32 +02:00
enjoy-digital 9acc349893
Merge pull request #516 from josuah/crosslink_nx_uartbone 
platforms/crosslink_nx_evn: allow use of UARTBone
 2023-08-08 19:28:41 +02:00
Bayi 4362cb23a1
Fix Digilent Cmod A7 ISSIRAM reading 2023-08-05 19:56:32 +02:00
Bayi a6b025f7f3
Fix Digilent Cmod A7 ISSIRAM reading 2023-08-05 19:56:15 +02:00
Josuah Demangeon 5412d0e0e9 platforms/crosslink_nx_evn: allow use of UARTBone 
This goes along a small resistor jumper modification and firmware flashing like
it is for the ECP5 board. A warning message is added as the default serial might
be affected (--serial serial by default). The FTDI modification software used
for the ECP5 seems to be requried and matching.

This can be tested this way:
targets/lattice_crosslink_nx_evn.py --csr-csv=csr.csv --toolchain=oxide --programmer=openocd --uart-name crossover+uartbone --build --load
litex_server --uart --uart-port /dev/ttyUSB1
litex_cli --regs
 2023-08-04 20:47:32 +02:00
Florent Kermarrec efc15a91a9 global: Use new WaitTimer integrated cast to int. 2023-08-01 14:56:35 +02:00
enjoy-digital f780b5faed
Merge pull request #513 from josuah/master 
lattice_ecp5_evn: add_jtagbone flag
 2023-08-01 11:38:23 +02:00
Josuah Demangeon 538399cb3b lattice_ecp5_evn: update OpenOCD syntax 
When running `litex_server`, this error appeared:

    can't read "_CHIPNAME": no such variable

This is a fix for the specific lattice_ecp5_evn board.
It also refreshes the OpenOCD syntax.
 2023-07-31 14:05:34 +02:00
Josuah Demangeon cbcf6df26f lattice_ecp5_evn: add_jtagbone flag 
This follows https://github.com/enjoy-digital/litex/pull/1087 which
allows using the built-in JTAG for both the FPGA programming and the
internal core of the FPGA.
 2023-07-31 13:53:24 +02:00
Florent Kermarrec 2d3b81a532 efinix_trion_t120_bga576: Add Ethernet through RGMII PMOD and switch to it. 
See https://github.com/enjoy-digital/liteeth/issues/66#issuecomment-859366899 for the PMOD.
 2023-07-27 11:52:40 +02:00
Florent Kermarrec c1088befe5 targets/CRG: Add rst signal when missing. 
Allow properly reseting the PLL from the SoC.
 2023-07-26 16:56:27 +02:00
Florent Kermarrec ace789653f platforms/ti60_f225: Add connector numbering to ease review/schematic comparison. 2023-07-21 09:08:22 +02:00
Florent Kermarrec ce121663ff targets/uartbone: Update with LiteX change. 2023-07-20 15:42:47 +02:00
Florent Kermarrec 72a951081a xu8_pe3: Fix clk_p/n on pcie_x8. 2023-07-13 18:10:46 +02:00
Florent Kermarrec 18a3909a9c global: Switch to litex.gen.genlib.misc. 2023-07-06 22:11:45 +02:00
Florent Kermarrec 67be3ab677 targets: +x on alchitry_cu and vcu128. 2023-07-06 13:29:35 +02:00
enjoy-digital 34a1ced135
Merge pull request #510 from Mark1626/master 
alchitry_cu: add platform and target
 2023-07-06 09:08:24 +02:00
Mark1626 e9335cd67a
Fix pins in Alchitry Cu platform, add target for Alchitry Cu 2023-06-27 21:35:55 +05:30
Mark1626 061a768495
Add Alchitry Cu board 2023-06-16 21:36:57 +05:30
Florent Kermarrec c49a50a934 platform/gsd_butterstick: Add mssing USB comment. 2023-06-16 09:10:47 +02:00
Florent Kermarrec 28ecb1e9f3 enclustra_mercury_xu8_pe3: Fix pcie_x8 and add GTH banks for pcie_x4/x8. 2023-06-15 17:57:38 +02:00
Florent Kermarrec 06e8829eb4 platforms/gsd_butterstick: Add default programmer to avoid breaking older designs. 2023-06-14 16:40:35 +02:00
Florent Kermarrec 58805f037c avnet_aesku40: Expose ethernet/etherbone parameters. 
To be able to test more easily usrgmii build.
 2023-06-13 09:26:07 +02:00
enjoy-digital e4343dcb86
Merge pull request #509 from iostat/patch-1 
Support SPI Flash in Colorlight 5A-75x
 2023-06-12 08:55:38 +02:00
Ilya Ostrovskiy 4705a0274e
Support SPI Flash in Colorlight 5A-75x 2023-06-09 13:43:34 -04:00
Florent Kermarrec 96175a9986 sitlinv_stlv7325_v2: Add default value to vccio. 2023-06-07 15:00:49 +02:00
enjoy-digital d874d344d2
Merge pull request #507 from hansfbaier/master 
sitlinv_stlv7325_v2: VCCIO jumper default factory setting is 3.3V
 2023-06-07 14:08:14 +02:00
Hans Baier 765ee1a3ce sitlinv_stlv7325_v2: VCCIO jumper default factory setting is 3.3V 2023-06-07 10:12:55 +07:00
Gabriel Somlo b01abce7d5 platform/stlv7325-v2: update VCCIO to fix --with-pcie generation 2023-06-01 16:45:33 -04:00
enjoy-digital 7fc8ca9816
Merge pull request #506 from sensille/rv901t-spiflash 
Add spiflash definition to linsn_rv901t board
 2023-05-30 22:36:14 +02:00
Florent Kermarrec 8a263c18f2 sitlinv_stlv7325: Rename to v1 and update VCCIO to fix --with-pcie generation. 2023-05-30 10:39:20 +02:00
Arne Jansen 4a05e56058 Add spiflash definition to linsn_rv901t board 2023-05-27 16:20:32 +02:00
Chen 2ae2dfa6a3
Add vcu128 target (#497) 
Add initial VCU128 support.
 2023-05-25 22:25:44 +02:00
Florent Kermarrec 9362e589ac Add initial Enclustra XU8/PE3 platform definition with Clk/I2C/PCIe/DDR4 and FMC connector definition. 2023-05-25 10:01:19 +02:00
Florent Kermarrec e59d75f593 qmtech_xc7k325t: Fix build/CI. 2023-05-12 12:19:16 +02:00
Florent Kermarrec ca6b607255 targets/qmtech: Add missing +x. 2023-05-12 12:09:20 +02:00
enjoy-digital ca6fa654a9
Merge pull request #504 from hansfbaier/qmtech-xc7k325t 
Add QMTech XC7K325T
 2023-05-12 12:06:06 +02:00
Hans Baier 550bc0eee5 add QMTech XC7K325T board, add seven segment display to daughterboard 2023-05-08 11:51:51 +07:00
Hans Baier 187080228c add qmtech_xc7l325t 2023-05-08 05:17:35 +07:00
Florent Kermarrec d33cf1a74c mnt_rkx7: Cosmetic cleanups. 2023-05-05 09:48:06 +02:00
Florent Kermarrec c05c494a82 targets/mnt_rkx7/usb_ohci: Use SoC.bus if SoC does not have a DMA bus. 2023-05-05 09:43:19 +02:00
enjoy-digital 6144966d24
Merge pull request #501 from mntmn/master 
mnt_rkx7: RGB and USB fix, add HDMI terminal
 2023-05-05 09:37:40 +02:00
enjoy-digital 9c222454cc
Merge pull request #503 from chmousset/add_colorlight_i5a-907 
Add colorlight i5a 907
 2023-05-03 09:50:26 +02:00
Gabriel Somlo 2bff2d4260 target/stlv7325-v2: tune eth phy delay 2023-05-01 09:28:03 -04:00