Sebastien Bourdeauducq
|
746acdacd1
|
ioo: move to genlib
|
2013-04-10 22:28:53 +02:00 |
|
Sebastien Bourdeauducq
|
1cc4c8ee9f
|
uio: remove Trampoline (Python 3.3 provides generator delegation instead)
|
2013-04-10 22:15:28 +02:00 |
|
Sebastien Bourdeauducq
|
6ce856290a
|
flow: match record fields by position
|
2013-04-10 21:33:56 +02:00 |
|
Sebastien Bourdeauducq
|
df1ed32765
|
genlib/record/connect: add match_by_position
|
2013-04-10 21:33:45 +02:00 |
|
Sebastien Bourdeauducq
|
692794a21f
|
flow: use Module and new Record APIs
|
2013-04-10 19:12:42 +02:00 |
|
Sebastien Bourdeauducq
|
843f8a5bfc
|
platforms: add Papilio Pro
|
2013-04-08 20:28:23 +02:00 |
|
Sebastien Bourdeauducq
|
715d332c3d
|
crg: apply constraint to IO pins, not internal signals
|
2013-04-08 20:28:11 +02:00 |
|
Sebastien Bourdeauducq
|
20bdd424c8
|
flow: adapt to new Record API
|
2013-04-01 22:15:23 +02:00 |
|
Sebastien Bourdeauducq
|
29b468529f
|
bus: replace simple bus module with new bidirectional Record
|
2013-04-01 21:54:21 +02:00 |
|
Sebastien Bourdeauducq
|
6a3c413717
|
New bidirectional-capable Record API
|
2013-04-01 21:53:33 +02:00 |
|
Sebastien Bourdeauducq
|
c4f4143591
|
New CSR API
|
2013-03-30 17:28:41 +01:00 |
|
Sebastien Bourdeauducq
|
633e5e6747
|
fhdl/module/finalize: pass additional args to do_finalize
|
2013-03-30 11:29:46 +01:00 |
|
Sebastien Bourdeauducq
|
8cf7c96a53
|
crg: use new platform.request
|
2013-03-26 23:08:35 +01:00 |
|
Sebastien Bourdeauducq
|
38e92eb92b
|
altera_quartus: fix clock domain name
|
2013-03-26 23:05:46 +01:00 |
|
Sebastien Bourdeauducq
|
3b19dfc412
|
Support for platform info
|
2013-03-26 19:17:35 +01:00 |
|
Sebastien Bourdeauducq
|
74cc4d22cd
|
generic_platform: remove obj in request + add lookup_request
|
2013-03-26 17:56:53 +01:00 |
|
Sebastien Bourdeauducq
|
574becc1fc
|
fhdl/specials: clean up clock domain handling
|
2013-03-26 11:58:34 +01:00 |
|
Sebastien Bourdeauducq
|
77a0f0a3bb
|
actorlib/structuring/Cast: support inversion
|
2013-03-25 15:54:09 +01:00 |
|
Sebastien Bourdeauducq
|
c4c4765a4e
|
bank/csrgen/BankArray: retain name information
|
2013-03-25 14:44:15 +01:00 |
|
Sebastien Bourdeauducq
|
53edc3557e
|
bank/description/Register: add get_size
|
2013-03-25 14:43:44 +01:00 |
|
Sebastien Bourdeauducq
|
3da98ea04d
|
genlib/record: use getattr instead of __dict__
|
2013-03-24 00:51:01 +01:00 |
|
Sebastien Bourdeauducq
|
1897b74f97
|
genlib/record: add eq
|
2013-03-24 00:50:33 +01:00 |
|
Sebastien Bourdeauducq
|
003f1950cd
|
xilinx_ise: fix clock domain names
|
2013-03-23 19:37:16 +01:00 |
|
Sebastien Bourdeauducq
|
9d7c679b8c
|
genlib/fifo: simple synchronous FIFO
|
2013-03-22 18:18:38 +01:00 |
|
Sebastien Bourdeauducq
|
ca431fc7c2
|
fhdl/module: support clock domain remapping of submodules
|
2013-03-22 18:17:54 +01:00 |
|
Sebastien Bourdeauducq
|
a94bf3b2c5
|
genlib/cdc/MultiReg: output clock domain defaults to sys
|
2013-03-21 10:40:02 +01:00 |
|
Sebastien Bourdeauducq
|
b38818eb17
|
examples/sim/fir: convert to new API
|
2013-03-19 11:46:27 +01:00 |
|
Sebastien Bourdeauducq
|
17f2b17654
|
fhdl/verilog: optionally disable clock domain creation
|
2013-03-18 18:45:19 +01:00 |
|
Sebastien Bourdeauducq
|
797411c1a9
|
generic_platform: do not create clock domains during Verilog conversion
|
2013-03-18 18:44:58 +01:00 |
|
Sebastien Bourdeauducq
|
af4eb02551
|
examples/basic/arrays: demonstrate lowering of Array in Instance expression
|
2013-03-18 18:37:23 +01:00 |
|
Sebastien Bourdeauducq
|
7a06e9457c
|
Lowering of Special expressions + support ClockSignal/ResetSignal
|
2013-03-18 18:36:50 +01:00 |
|
Sebastien Bourdeauducq
|
dc55289323
|
fhdl/tools/_ArrayLowerer: complete support for arrays as targets
|
2013-03-18 14:38:01 +01:00 |
|
Sebastien Bourdeauducq
|
e95d2f4779
|
fhdl/tools/value_bits_sign: support not
|
2013-03-18 09:52:43 +01:00 |
|
Sebastien Bourdeauducq
|
b6fe3ace05
|
fhdl/structure: style fix
|
2013-03-17 15:33:38 +01:00 |
|
Sébastien Bourdeauducq
|
2a4cc3875c
|
Merge pull request #6 from larsclausen/master
Minor improvements
|
2013-03-17 07:33:14 -07:00 |
|
Sebastien Bourdeauducq
|
4bf3190244
|
MultiReg: remove idomain
|
2013-03-15 19:54:25 +01:00 |
|
Sebastien Bourdeauducq
|
2f522bdd9f
|
genlib/cdc/MultiReg: implement rename_clock_domain + get_clock_domains
|
2013-03-15 19:50:24 +01:00 |
|
Sebastien Bourdeauducq
|
e2d156ef64
|
genlib/cdc/MultiReg: remove idomain
|
2013-03-15 19:49:24 +01:00 |
|
Sebastien Bourdeauducq
|
7b49fd9386
|
fhdl/specials: fix rename_clock_domain declarations
|
2013-03-15 19:47:01 +01:00 |
|
Sebastien Bourdeauducq
|
51bec340ab
|
sim: remove PureSimulable (superseded by Module)
|
2013-03-15 19:41:30 +01:00 |
|
Sebastien Bourdeauducq
|
dd0f3311cd
|
structure: remove Fragment.call_sim
|
2013-03-15 19:15:48 +01:00 |
|
Sebastien Bourdeauducq
|
9b9bd77d00
|
sim: compatibility with new ClockDomain API
|
2013-03-15 19:15:28 +01:00 |
|
Sebastien Bourdeauducq
|
6feb6e60b0
|
New clock_domain API
|
2013-03-15 18:46:11 +01:00 |
|
Sebastien Bourdeauducq
|
208e039bbb
|
Local clock domain example
|
2013-03-15 18:18:32 +01:00 |
|
Sebastien Bourdeauducq
|
bd8bbd9305
|
Make ClockDomains part of fragments
|
2013-03-15 18:17:33 +01:00 |
|
Sebastien Bourdeauducq
|
001beadb97
|
altera_quartus, de0nano: add copyright notices
|
2013-03-15 12:37:25 +01:00 |
|
Sebastien Bourdeauducq
|
f9e07b92a4
|
Added platform file for DE0 Nano (by Florent Kermarrec)
|
2013-03-15 11:41:38 +01:00 |
|
Sebastien Bourdeauducq
|
86d6f1d011
|
Added support for Altera Quartus (by Florent Kermarrec)
|
2013-03-15 11:32:12 +01:00 |
|
Sebastien Bourdeauducq
|
71c8172836
|
xilinx_ise/CRG_SE: reset inversion support
|
2013-03-15 11:31:36 +01:00 |
|
Sebastien Bourdeauducq
|
37d8029848
|
CRG: support reset inversion
|
2013-03-15 10:49:18 +01:00 |