Sebastien Bourdeauducq
|
85b3cced22
|
use str.format
|
2015-04-03 17:43:46 +08:00 |
|
Sebastien Bourdeauducq
|
c7361f1cdf
|
software/common.mak: fix alignment in quiet output
|
2015-04-03 17:43:29 +08:00 |
Florent Kermarrec
|
0db6e1d624
|
soc/cpuif: fix get_csr_header when obj is Memory (thanks ccube)
|
2015-04-03 11:14:28 +02:00 |
|
Sebastien Bourdeauducq
|
875abdeb8d
|
make.py: use os.path.join
|
2015-04-03 16:00:07 +08:00 |
|
Sebastien Bourdeauducq
|
73d3b8487c
|
crt0-or1k: clean up indentation
|
2015-04-03 13:23:28 +08:00 |
|
Sebastien Bourdeauducq
|
357c807eb1
|
Merge branch 'master' of github.com:m-labs/migen
|
2015-04-02 20:23:12 +08:00 |
Yann Sionneau
|
ce429841d5
|
kc705: fix typo in platform file (LPC definition)
|
2015-04-02 20:21:20 +08:00 |
|
Florent Kermarrec
|
b437dc3185
|
remove use of _r prefix on CSRs
|
2015-04-02 12:18:43 +02:00 |
|
Florent Kermarrec
|
ce0ff1e341
|
remove use of _r prefix on CSRs
|
2015-04-02 12:15:56 +02:00 |
|
Florent Kermarrec
|
d67f24ddc7
|
migen/bank/description: remove support of _r prefix in CSRs
|
2015-04-02 12:13:22 +02:00 |
|
Sebastien Bourdeauducq
|
696819cc7f
|
move gpio from cpu.peripherals to com
|
2015-04-02 17:17:33 +08:00 |
|
Sebastien Bourdeauducq
|
63f14f3f30
|
libbase: implement flush_l2_cache for or1k
|
2015-04-02 16:47:03 +08:00 |
|
Sebastien Bourdeauducq
|
382ed013af
|
minor cleanups
|
2015-04-02 14:40:29 +08:00 |
|
Sebastien Bourdeauducq
|
bbdbf87599
|
Merge branch 'master' of github.com:m-labs/misoc
|
2015-04-02 10:14:24 +08:00 |
|
Florent Kermarrec
|
60124be293
|
adapt LiteSATA to new SoC
|
2015-04-01 22:52:19 +02:00 |
|
Florent Kermarrec
|
dcdf5df4de
|
adapt LiteEth to new SoC
|
2015-04-01 22:50:29 +02:00 |
|
Florent Kermarrec
|
f65c0a3c95
|
adapt LiteScope to new SoC
|
2015-04-01 22:46:24 +02:00 |
|
Florent Kermarrec
|
2d23ab7a85
|
soc/sdram: fix do_finalize
|
2015-04-01 22:38:04 +02:00 |
|
Sebastien Bourdeauducq
|
2900429e65
|
soc: use set
|
2015-04-02 00:14:56 +08:00 |
|
Sebastien Bourdeauducq
|
369086a178
|
soc: simplify integrated memory parameters
|
2015-04-02 00:09:38 +08:00 |
|
Sebastien Bourdeauducq
|
273242b399
|
soc/sdram: minor cleanup
|
2015-04-01 23:41:55 +08:00 |
|
Sebastien Bourdeauducq
|
6e2a662dd7
|
litesata: adapt to new SoC API
|
2015-04-01 17:37:53 +08:00 |
|
Sebastien Bourdeauducq
|
9599eb6fae
|
soc: remove cpu_boot_file argument
|
2015-04-01 17:32:45 +08:00 |
|
Sebastien Bourdeauducq
|
fb86445d14
|
soc: remove cpu_or_bridge and with_cpu arguments
|
2015-04-01 17:29:51 +08:00 |
|
Sebastien Bourdeauducq
|
a148af97ba
|
soc: retrieve csr and memory regions using methods
|
2015-04-01 16:49:32 +08:00 |
|
Sebastien Bourdeauducq
|
8b19a11cd7
|
soc: use add_wb_master function
|
2015-04-01 15:56:54 +08:00 |
|
Sebastien Bourdeauducq
|
2a1112b912
|
soc: simplify/fix csr busword
|
2015-04-01 15:48:56 +08:00 |
|
Sebastien Bourdeauducq
|
04f29e97e2
|
soc: remove unnecessary imports
|
2015-04-01 15:15:09 +08:00 |
|
Sebastien Bourdeauducq
|
5113301130
|
soc: improve memory region conflict check
|
2015-04-01 15:14:02 +08:00 |
|
Sebastien Bourdeauducq
|
980791e2b8
|
soc: remove ns function
|
2015-04-01 14:33:12 +08:00 |
|
Florent Kermarrec
|
e5ddd1263c
|
remove redundant xilinx_strace_tailor.sh
|
2015-03-30 18:58:34 +02:00 |
|
Sebastien Bourdeauducq
|
b469571afe
|
move xilinx_strace_tailor to tools
|
2015-03-30 19:42:11 +08:00 |
|
Sebastien Bourdeauducq
|
c169f0b189
|
Revert "migen: create VerilogConvert and EDIFConvert classes and return it with convert functions"
This reverts commit f03aa76292.
|
2015-03-30 19:41:16 +08:00 |
|
Sebastien Bourdeauducq
|
dc88295338
|
Revert "migen/fhdl: pass fdict filename --> contents to specials"
This reverts commit ea04947519.
|
2015-03-30 19:41:13 +08:00 |
|
Sebastien Bourdeauducq
|
b1c811a3d1
|
Revert "migen/fhdl/specials: use fdict to pass memory initialization files to VerilogConvert and print them in __str__ method"
This reverts commit 95cfc444e6.
|
2015-03-30 19:41:04 +08:00 |
|
Florent Kermarrec
|
15e24b6c10
|
mibuild/platforms: fix minispartan6
|
2015-03-30 11:42:14 +02:00 |
|
Florent Kermarrec
|
95cfc444e6
|
migen/fhdl/specials: use fdict to pass memory initialization files to VerilogConvert and print them in __str__ method
|
2015-03-30 11:37:59 +02:00 |
|
Florent Kermarrec
|
ea04947519
|
migen/fhdl: pass fdict filename --> contents to specials
|
2015-03-30 11:37:57 +02:00 |
|
Florent Kermarrec
|
f03aa76292
|
migen: create VerilogConvert and EDIFConvert classes and return it with convert functions
|
2015-03-30 11:37:55 +02:00 |
|
Sebastien Bourdeauducq
|
21c5fb6f6c
|
Merge branch 'master' of github.com:m-labs/migen
|
2015-03-30 00:52:15 +08:00 |
|
Sebastien Bourdeauducq
|
19a6157478
|
platforms/lx9_microboard,usrp_b100: fix bitgen opts
|
2015-03-30 00:44:56 +08:00 |
|
Florent Kermarrec
|
263fc47728
|
platforms/kc705: fix .bin generation with ISE and Vivado
|
2015-03-29 21:15:20 +08:00 |
|
Florent Kermarrec
|
b313772a0c
|
sdram: remove redundant with_l2 parameter (equivalent to l2_size != 0)
|
2015-03-29 12:34:40 +02:00 |
|
Florent Kermarrec
|
17f3590a7c
|
platforms/kc705: add iMPACT programmer
|
2015-03-29 12:15:39 +02:00 |
|
Florent Kermarrec
|
be20fbabe4
|
soc: limit main_ram_size to 256MB (we should modify mem_map to allow larger memories, this was the probably ARTIQ runtime issue....!!)
|
2015-03-28 23:35:44 +01:00 |
|
Florent Kermarrec
|
0649ded5fd
|
soc: simplify main_ram_size computation and share it between LASMIcon and Minicon
|
2015-03-28 23:10:33 +01:00 |
|
Florent Kermarrec
|
a8d91c0c1d
|
sdram/module: fix MT8JTF12864, rowbits is 14 and not 16.... (16 was used from the beginning, but it does not fix the runtime issue)
|
2015-03-28 16:35:15 +01:00 |
|
Florent Kermarrec
|
75ee8a5db9
|
sdram/phy/simphy: OK with DDR3
|
2015-03-28 01:59:55 +01:00 |
|
Florent Kermarrec
|
51ce7cad6f
|
sdram/phy/simphy: expose settings to user and test with DDR/LPDDR/DDR2
|
2015-03-28 01:18:35 +01:00 |
|
Florent Kermarrec
|
a95b3f8f13
|
sdram/core/lasmicon: add enabled parameter to refresher (for some simulations we need to disable it)
|
2015-03-28 01:17:50 +01:00 |