008a5b7309
updated main.cpp
...
added missing using namespace std
2017-10-17 22:09:08 +00:00
228623a309
Update pinsec picture
2017-10-16 12:06:24 +02:00
6f0c792cb8
Add brieySoc.png image
2017-10-16 12:02:40 +02:00
2bf7ca24f2
Add VexRiscvAvalonWithIntegratedJtag
2017-10-16 11:52:17 +02:00
8857bcd7f6
Add documentation about resets
2017-10-16 11:31:03 +02:00
aa859aae6b
Update framework.h
...
Add missing using namespace std;
2017-10-05 10:08:09 +02:00
0327c5ec3a
Update README.md
2017-08-31 10:09:11 +02:00
09ba7c28da
Change some xx.input(REGFILE_WRITE_DATA) for xx.output(REGFILE_WRITE_DATA)
2017-08-27 15:21:44 +02:00
8168c9bf3a
Update simd_add makefile
2017-08-27 14:49:36 +02:00
a8191b6092
Fix sbt version to 0.13.7
2017-08-17 03:39:52 +02:00
d543325294
script about gcc prebuild version
2017-08-17 02:46:12 +02:00
3db3795e0a
Update sbteclipse-plugin
2017-08-17 02:04:25 +02:00
7811d90f99
update gcc path
2017-08-14 12:16:40 +02:00
8fbd777794
Update readme with GCC changes from the VexRiscvSocSoftware repo
2017-08-14 11:40:33 +02:00
85fa3776d3
Readme fix typo
2017-08-11 13:49:27 +02:00
2c6889e688
Murax mainBus now handle unmapped memory access allowing the debug to access unmapped area without locking the CPU
...
Murax add dhrystone config
2017-08-10 22:48:00 +02:00
6072e9157e
Update VexRiscv area/Fmax
2017-08-10 22:13:19 +02:00
aa477b2b1c
DebugPlugin now prevent the CPU catching exception when debug instruction are pushed
...
Fix DataCache locking when loading mem read rsp transaction has the flag set
Briey : Now the debug module reset the whole AXI system instead of only the CPU
Now in debug, you can access unmapped memory without crashing the CPU
2017-08-10 20:56:54 +02:00
37f2674d5b
Add commands to genreate the SIMD_ADD cpu
2017-08-08 18:44:32 +02:00
1653548140
Better readme about custum instruction testing
2017-08-08 18:36:23 +02:00
54b06e6438
Add SIMD_ADD regression and config (show case)
2017-08-08 18:19:02 +02:00
3307d6c3b5
Briey move CPU and UART generics from to toplevel to the toplevel configuration object
2017-08-06 15:42:37 +02:00
665df18ee9
Add version information about verilator on readme
2017-08-05 19:14:08 +02:00
671aa5050e
Move CPU and UART configs into the murax configuration object (in place of toplevel hardcoding)
...
Add MuraxConfig.fast
2017-08-04 14:55:54 +02:00
9f65a21f3e
Readme add information about the Murax with a demo program in ROM
2017-08-04 00:17:29 +02:00
c033b32fc9
scripts/murax remove jtag pullup which apparently break the functionality
2017-08-03 23:59:48 +02:00
d962406b26
scripts/murax better makefile, add pullup on jtag interface
2017-08-03 23:22:57 +02:00
ac59eebb8d
Add Murax configuration which integrate a boot programme :
...
Will blink led and echo UART RX to UART TX (in the verilator sim, type some text and press enter to send UART frame to the Murax RX pin)
2017-08-03 21:58:23 +02:00
58981c0e8e
Add Murax fast in synthesis bench
2017-08-01 21:14:09 +02:00
a37494f27f
Set sbt organization to com.github.spinalhdl
2017-08-01 20:43:15 +02:00
a4d99d734b
Typo fix
2017-08-01 00:01:52 +02:00
e3411012d7
Add links to demo software
2017-08-01 00:01:27 +02:00
f44b345132
Add console TX in the Murax verilator
2017-07-31 21:04:41 +02:00
fded0e7947
Add MIT license
2017-07-31 20:45:06 +02:00
0c9a39d3ce
Connect the UART interruption to the CPU
2017-07-31 17:20:47 +02:00
568c7d1365
Update murax readme
2017-07-31 13:57:34 +02:00
c16a53c388
Refractoring of some arbitration signals
...
Add UART into Murax
2017-07-31 13:34:25 +02:00
8708d2482f
Add more information about dependencies
2017-07-30 11:37:22 +02:00
de33128e01
Add Murax 0.55 DMIPS/Mhz
2017-07-30 02:42:14 +02:00
087e3dda89
Add Murax scripts
2017-07-29 22:43:43 +02:00
2736681be6
Add Murax in the readme
2017-07-29 22:25:28 +02:00
e8aa828744
PcPlugin change fastPcCalculation into relaxedPcCalculation
...
relaxedPcCalculation relax timings on the IBusSimple address => better FMax when the CPU is integrated into a SoC
2017-07-29 21:36:30 +02:00
3b66d986a8
Fix cpu sending instruction memory request while being halted by the DebugPlugin
2017-07-29 18:20:22 +02:00
43253f61c1
Update Murax info
2017-07-29 02:52:57 +02:00
fa887d3830
Add pipelining option (hit 60 Mhz)
2017-07-29 02:52:03 +02:00
3bdf020c67
Add interrupts and timer to Murax
...
8KB ram is the default now
2017-07-29 01:59:17 +02:00
823ac353ff
Add Murax SoC (very light, work on ice40)
2017-07-28 21:25:49 +02:00
1450077b70
Add Murax SoC (wip)
2017-07-28 14:16:30 +02:00
493f7721cb
All FreeRTOS tests are now passing
2017-07-28 00:07:51 +02:00
800e9e79a5
freertos regression now include O0 and O3 for rv32i and rv32im
2017-07-27 01:23:50 +02:00
Ubuntu
Dolu1990
Dolu1990