Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
540 Commits 9 Branches 14 Tags 11 MiB
Commit Graph

476 Commits

Author SHA1 Message Date
Florent Kermarrec 45bb329b56 targets/colorlight_5a_75x: enable HalfRate SDRAM PHY. 2020-08-07 19:26:12 +02:00
Florent Kermarrec b6a1ad5a9c targets/orangecrab: add simple CRG when built without DDR3. 2020-08-07 18:10:03 +02:00
Florent Kermarrec 869ceadacb targets: use platform.request_all on LedChaser. 2020-08-06 20:04:03 +02:00
Pawel Sagan d2cd6d4c0e arty: Change USB-uart and I2S Pmod configuration 
This makes it compatible with the Arty A7 expansion board by Antmicro
(https://github.com/antmicro/arty-expansion-board).
 2020-08-05 11:54:25 +02:00
Florent Kermarrec ee28d7b5ec targets/ulx3s/add_oled: simplify. 2020-08-04 12:31:15 +02:00
Pepijn de Vos eba70377b7 add optional OLED peripheral to ULX3S target 2020-08-04 11:07:30 +02:00
Florent Kermarrec 929e55d7e6 platforms/trellisboard: add SDCard PMOD pins. 2020-07-29 09:07:55 +02:00
Florent Kermarrec 5fd3e8dbcd ecpix5: add SDCard. 
Validated with Linux-on-LiteX-VexRiscv.
 2020-07-28 17:45:49 +02:00
Florent Kermarrec 94ccf1dd3e targets/trellisboard: simplify clocking when no DDR3, remove firmware_ram (was here for debug). 2020-07-27 16:31:46 +02:00
Florent Kermarrec eb8a484032 targets/de10nano: fix typo. 2020-07-26 12:01:11 +02:00
Florent Kermarrec 2cef54a909 targets/colorlight_5a_75x: avoid sys_clk_freq of 125MHz with etherbone (no longer required). 
This allows creating SoCs with CPU, SDRAM and Etherbone enabled all together.
 2020-07-26 11:58:42 +02:00
Florent Kermarrec 760b8ff93a arty: improve xy_pmod_io genericity (allow selecting the PMOD) and enable SDCard. 2020-07-24 16:29:35 +02:00
Florent Kermarrec 04fc98f834 de0nano/ulx3s: add sdram HalfRate support (untested). 2020-07-24 16:12:46 +02:00
Florent Kermarrec d0ca1befa6 targets/de10nano/minispartan6: simplify HalfRate support, rename argument to sdram_rate. 2020-07-24 16:11:57 +02:00
Florent Kermarrec 9730c6f722 platforms/de10nano: use additional sdram constraints required for HalfRate. 2020-07-24 12:27:36 +02:00
Florent Kermarrec 7399d13cef paltforms/de10nano/sdram: enable fast input/output on dq. 2020-07-24 11:27:25 +02:00
Florent Kermarrec b4b1ab8621 paltforms/de10nano: simplify IO constraints (for consistency with others platforms). 2020-07-24 09:03:35 +02:00
enjoy-digital 89c5bf43cf
Merge pull request #92 from rob-ng15/master 
Enable use of HalfRateGENSDRPHY on de10nano
 2020-07-24 08:49:09 +02:00
Florent Kermarrec 1e1589a514 zybo_z7: demonstrate use of PS7 (with --cpu-type=zynq7000). 
This uses a pre-generated .xci hosted on github, still need to figure out where the best location for it.
 2020-07-23 17:45:21 +02:00
rob-ng15 7cda143250
Allow use of HalfRateGENSDRPHY 2020-07-23 14:41:35 +01:00
rob-ng15 cf9839307f
Add Misc 
Add Misc("") arguments to various inputs/outputs for stability. Allows de10nano to use HalfRateGENSDRPHY for sdram
 2020-07-23 14:40:04 +01:00
Florent Kermarrec 8a3b453e2f add Zybo Z7 minimal platform/targets: no PS7 support and USB-UART PMOD on JB. 2020-07-23 15:26:22 +02:00
Florent Kermarrec e723bef49a platforms/arty: add usb_uart_pmod_io (USB-UART PMOD on JA) to ease debug with a second UART (for UARTbone/LiteScope). 
Also use pmod connector names in i2s_pmod and sdcard_pmod.
 2020-07-22 14:41:09 +02:00
Florent Kermarrec 19d0b95867 platforms/targets: keep in sync with litex. 2020-07-22 08:53:49 +02:00
Florent Kermarrec 0ee4b215b9 trellisboard/ulx3s: fix sdcard slewrate. 2020-07-21 15:23:08 +02:00
Florent Kermarrec 7efa1c37a1 platforms/arty: add missing pullups on sdcard. 2020-07-21 15:22:39 +02:00
Florent Kermarrec 2ce24df76d platforms/genesys2: add internal_vref to 0.750v on bank 34 (DDR3). 2020-07-18 22:18:41 +02:00
Florent Kermarrec 135c387155 platforms/ulx3s: add assertion for supported devices. 2020-07-17 12:04:06 +02:00
Florent Kermarrec 851378f0a9 platforms/trellisboard: move ddram_vtt_en. 2020-07-17 12:03:37 +02:00
enjoy-digital 165f9eacde
Merge pull request #91 from antmicro/jboc/gensdrphy 
targets/minispartan6: add support for HalfRateGENSDRPHY
 2020-07-15 08:22:57 +02:00
Jędrzej Boczar 02f53e6326 targets/minispartan6: add support for HalfRateGENSDRPHY 2020-07-14 11:01:09 +02:00
Vamsi K Vytla 44ad902aad platforms/kc705.py: LPC DP0_M2C/C2M diff pair 2020-07-13 10:26:17 -07:00
Greg Davill a461f5ac59 orangecrab: add usb, rst_n signals for r0.1 
- fix standard io extensions
 - Use newly assigned code for orangecrab 1209:5af0
 2020-07-09 19:56:32 +09:30
enjoy-digital f3d02d8fca
Merge pull request #87 from antmicro/arty_i2s 
arty: Add configuration of I2S pins
 2020-07-07 17:22:10 +02:00
Pawel Sagan df54b93db3 arty: Add configuration of I2S pins 2020-07-07 15:25:10 +02:00
Florent Kermarrec d9595a317e targets/orangecrab: use user_btn as rst_n. 2020-07-06 17:49:05 +02:00
Florent Kermarrec 40fbbbbebc platforms/orangecrab: add sdcard pins on r0_2. 2020-07-06 17:48:48 +02:00
Florent Kermarrec 7b1bf9d74a targets: remove sdcard specific clock domain (now generated by the PHY). 2020-07-03 20:09:30 +02:00
Florent Kermarrec 31e6997e70 sdcard: rename cd_sdcard to cd_sd to avoid unnecessary clock domain. 2020-07-01 12:58:48 +02:00
Florent Kermarrec fe3ea805bc targets/pcie: make pcie optional (--with-pcie) and avoid forcing uart to crossover. 2020-06-30 18:44:00 +02:00
Florent Kermarrec 7a48a61605 targets: add indentifier on all targets. 2020-06-30 18:11:04 +02:00
Florent Kermarrec fc22e28fe9 targets: replace PCIeSoC with BaseSoC. 2020-06-30 17:41:57 +02:00
Florent Kermarrec d28a0c4258 targets/pcie: remove DNA/XADC/ICAP that were only on PCIe targets. 
DNA/XADC/ICAP are demonstrated in LitePCIe repository and should probably be added with
a add_xy method.
 2020-06-30 17:37:24 +02:00
Florent Kermarrec e91a5d6b82 targets/pcie: remove soft reset. 2020-06-30 17:28:13 +02:00
Florent Kermarrec 1356ebb416 targets/ecp5: update clocking on boards with DDR3 to use reset from ddrphy.init and use primary clock for Power on reset. 2020-06-29 16:42:53 +02:00
enjoy-digital 49973990f3
Merge pull request #85 from oskirby/logicbone 
Add Logicbone ECP5 board
 2020-06-29 16:24:15 +02:00
Owen Kirby 76a32ba8ec Add Logicbone ECP5 board 
The Logicbone is an Open Source development board for the Lattice ECP5
being developed at https://github.com/oskirby/logicbone
 2020-06-27 03:32:47 -07:00
Florent Kermarrec efe33c9764 targets/arty: add fixed sdcard clock and remove sys2x (use NETWORKING interface_type on DDR3). 2020-06-25 11:21:24 +02:00
Florent Kermarrec 6753a92296 targets: add fixed sdcard clock on boards with SDCard support. 2020-06-25 11:20:38 +02:00
Florent Kermarrec 782c856619 platforms/genesys2: add usb_fifo. 2020-06-23 18:02:53 +02:00
Florent Kermarrec 936ba5b279 platforms/genesys2: add openocd specific configuration (channel 1 used for JTAG). 2020-06-23 11:55:50 +02:00
Florent Kermarrec 55ed9fbf02 platforms/kcu105: add sdcard/spisdcard. 2020-06-23 11:44:40 +02:00
Florent Kermarrec eee00ebd0a platforms/genesys2: add sdcard/spisdcard. 2020-06-23 11:44:26 +02:00
Florent Kermarrec 6568c8a3ae platforms/netv2: add spisdcard. 2020-06-23 11:44:10 +02:00
Florent Kermarrec 7de7c4be5c platforms/kc705: rename mmc to sdcard and make it similar to other boards. 2020-06-23 10:56:31 +02:00
Florent Kermarrec 0ecb8609b3 platform/arty: also update spisdcard. 2020-06-16 20:15:12 +02:00
Florent Kermarrec 7a8b0b743d platforms/pano_logic_g2: -x. 2020-06-16 19:53:46 +02:00
Kamil Rakoczy f70655d1ac Change sdcard Pmod from JB to JD 
Signed-off-by: Kamil Rakoczy <krakoczy@antmicro.com>
 2020-06-15 12:01:46 +02:00
Florent Kermarrec 04f6d4463a versa_ecp5: simplify device (LFE5UM5G or LFE5UM) and adapt integrated_rom_size only for Microwatt. 2020-06-13 11:17:05 +02:00
Raptor Engineering Development Team 90092164c8 Add device option for ECP5 Versa board 
Signed-off-by: Timothy Pearson <tpearson@raptorengineering.com>
 2020-06-12 18:39:43 -05:00
Raptor Engineering Development Team b1be5dcc23 Fix FTBFS from undersized BIOS ROM region with Microwatt 
Signed-off-by: Timothy Pearson <tpearson@raptorengineering.com>
 2020-06-12 18:39:43 -05:00
Florent Kermarrec 9b45ec0f35 de10lite: simplify vga terminal. 2020-06-11 19:59:32 +02:00
Florent Kermarrec 85cac7abc0 de10nano/Mister: review/simplify. 2020-06-11 19:54:55 +02:00
Florent Kermarrec 64372d7876 targets/orangecrab: add spi-sdcard and workaround for ValentyUSB. 2020-06-11 19:21:44 +02:00
Florent Kermarrec c94cbae0c0 orangecrab: add user_led (RGB leds), DFUProg and --load support. 2020-06-11 19:21:40 +02:00
enjoy-digital 9aea2272eb
Merge pull request #80 from rob-ng15/master 
Use 128mb sdram, uart via i/o port on i/o board and vga terminal via i/o board
 2020-06-11 18:16:18 +02:00
Florent Kermarrec 45bd50b000 targets: rename colorlight_5a_75b to colorlight_5a_75x (since we are now also supporting the 75e). 2020-06-10 23:14:37 +02:00
enjoy-digital ad1693a1ad
Merge pull request #82 from Disasm/colorlight-5a-75e 
Add Colorlight 5A-75E V7.1 board
 2020-06-10 23:09:26 +02:00
enjoy-digital b312c65eb9
Merge pull request #81 from Disasm/fix-5a-75b 
Update J4 pin 5 on Colorlight 5A-75B V7.0
 2020-06-10 23:07:33 +02:00
Florent Kermarrec 94861bbb9a targets/orangecrab: uncomment MT41K512M16. 2020-06-10 19:30:07 +02:00
Florent Kermarrec b6df166f5a platforms/arty: add spisdcard to _sdcard_pmod_io. 2020-06-10 17:38:16 +02:00
Florent Kermarrec 00c8e40d02 platforms/ulx3s: add sdcard pins. 2020-06-10 17:37:50 +02:00
Vadim Kaushan 0c590abf12
Update colorlight_5a_75b target: add 5A-75E board support 2020-06-10 03:20:32 +03:00
Vadim Kaushan 1acdb962a5
Add 5A-75E V7.1 board 2020-06-10 03:07:20 +03:00
Vadim Kaushan 939f05fea4
Update J4 pin 5 on Colorlight 5A-75B V7.0 2020-06-10 02:49:18 +03:00
rob-ng15 485c242f24
Use 128mb sdram, uart via i/o port on i/o board and vga terminal via i/o board 2020-06-08 11:05:58 +01:00
rob-ng15 e52d6aca5f
Use 128mb sdram, uart via i/o port on i/o board and vga terminal via i/o board 2020-06-08 11:05:36 +01:00
Gabriel Somlo f9a8edb973 targets/trellisboard: add initial LiteSDCard support 
Signed-off-by: Gabriel Somlo <gsomlo@gmail.com>
 2020-06-03 13:41:57 -04:00
Florent Kermarrec d87a11a9cb targets/pcie: use generate_litepcie_software on all targets with PCIe. 2020-06-03 08:30:54 +02:00
Florent Kermarrec 9f83b6e3cf targets/acorn_cle_215: use new generate_litepcie_software functions and add --driver argument to generate driver. 2020-06-03 08:20:43 +02:00
Florent Kermarrec 091ec846a1 targets/acorn_cle_215: automatically copy software from litepcie and generate headers in kernel directory. 2020-06-02 20:09:45 +02:00
Florent Kermarrec 06edf48897 targets: rename gateware-toolchain parameter to toolchain. 2020-06-02 13:45:05 +02:00
Florent Kermarrec 0b11aba8a1 platforms/nexys_video: add spisdcard pins. 2020-05-29 19:37:04 +02:00
Florent Kermarrec 76df4e39c8 targets: simplify Ethernet/Etherbone integration on targets with both. 2020-05-29 19:20:27 +02:00
Florent Kermarrec 2e1a816d1f pano_logic_g2: switch to LiteEthPHY and simplify Ethernet/Etherbone. 2020-05-29 10:41:35 +02:00
enjoy-digital 33fe308ef0
Merge pull request #78 from antmicro/jboc/spd-read 
ZCU104: add I2C
 2020-05-27 14:56:31 +02:00
Jędrzej Boczar e5578a1ae8 zcu104/platform: change I2C number to 0 2020-05-27 14:31:22 +02:00
Jędrzej Boczar ac1f1cd6a7 zcu104: add I2C 2020-05-27 12:47:43 +02:00
Florent Kermarrec 71f220a24d colorlight_5a_75b: remove unnecessary parenthesis. 2020-05-27 10:13:44 +02:00
Florent Kermarrec 2f3817cba9 pano_logic_g2: add ethernet (build but not functional yet) and use user_btn_n as sys_rst. 2020-05-27 10:13:12 +02:00
Florent Kermarrec f19bc36813 pano_logic_g2: add revision support (b and c, c as default) and add OpenOCD programmer. 
Tested with:
./pano_logic_g2.py --uart-name=jtag_uart --build --load
./litex_jtag_uart.py --config=openocd_xc6_ft232.cfg
lxterm /dev/pts/X
 2020-05-27 08:58:40 +02:00
Florent Kermarrec d6518c7dc2 prog/openocd: fix openocd_xc6 cfgs. 2020-05-27 08:48:16 +02:00
Florent Kermarrec 22f18f618e pano_logic_g2: move gmii_rst_n to _CRG. 2020-05-26 08:36:06 +02:00
Skip Hansen 0648c04158 Updated comment, added link to clocking documentation. 2020-05-25 14:48:24 -07:00
Skip Hansen 1ab46562bd Take Ethernet PHY out of reset so default clock is 125 Mhz (and baud rate is 115,200) 2020-05-25 10:11:03 -07:00
Florent Kermarrec 9b572ece0e forest_kitten_33: add minimal target and use es1. 
Tested with:
./forest_kitten_33.py --uart-name=jtag_uart --build --load
litex/tools/litex_jtag_uart.py
lxterm /dev/pts/X
 2020-05-25 12:26:52 +02:00
Gabriel Somlo 435913f7d8 platforms/nexys4ddr: add option to build with spi-mode sdcard support 2020-05-24 19:09:25 -04:00
Florent Kermarrec 0d549a8c89 platforms: add forest_kitten_33 initial platform suppport. 2020-05-24 11:22:02 +02:00
Florent Kermarrec 12b54a7a7f platforms/alveo_u250: add clk300 clock constraints. 2020-05-24 11:18:30 +02:00
Florent Kermarrec 46f78b5002 nexys_video: add usb_fifo pins. 2020-05-22 14:28:55 +02:00