Florent Kermarrec
dcdf5df4de
adapt LiteEth to new SoC
2015-04-01 22:50:29 +02:00
Florent Kermarrec
f65c0a3c95
adapt LiteScope to new SoC
2015-04-01 22:46:24 +02:00
Florent Kermarrec
2d23ab7a85
soc/sdram: fix do_finalize
2015-04-01 22:38:04 +02:00
Sebastien Bourdeauducq
369086a178
soc: simplify integrated memory parameters
2015-04-02 00:09:38 +08:00
Sebastien Bourdeauducq
273242b399
soc/sdram: minor cleanup
2015-04-01 23:41:55 +08:00
Sebastien Bourdeauducq
6e2a662dd7
litesata: adapt to new SoC API
2015-04-01 17:37:53 +08:00
Sebastien Bourdeauducq
9599eb6fae
soc: remove cpu_boot_file argument
2015-04-01 17:32:45 +08:00
Sebastien Bourdeauducq
fb86445d14
soc: remove cpu_or_bridge and with_cpu arguments
2015-04-01 17:29:51 +08:00
Sebastien Bourdeauducq
a148af97ba
soc: retrieve csr and memory regions using methods
2015-04-01 16:49:32 +08:00
Sebastien Bourdeauducq
8b19a11cd7
soc: use add_wb_master function
2015-04-01 15:56:54 +08:00
Sebastien Bourdeauducq
2a1112b912
soc: simplify/fix csr busword
2015-04-01 15:48:56 +08:00
Sebastien Bourdeauducq
04f29e97e2
soc: remove unnecessary imports
2015-04-01 15:15:09 +08:00
Sebastien Bourdeauducq
5113301130
soc: improve memory region conflict check
2015-04-01 15:14:02 +08:00
Sebastien Bourdeauducq
980791e2b8
soc: remove ns function
2015-04-01 14:33:12 +08:00
Florent Kermarrec
b313772a0c
sdram: remove redundant with_l2 parameter (equivalent to l2_size != 0)
2015-03-29 12:34:40 +02:00
Florent Kermarrec
be20fbabe4
soc: limit main_ram_size to 256MB (we should modify mem_map to allow larger memories, this was the probably ARTIQ runtime issue....!!)
2015-03-28 23:35:44 +01:00
Florent Kermarrec
0649ded5fd
soc: simplify main_ram_size computation and share it between LASMIcon and Minicon
2015-03-28 23:10:33 +01:00
Florent Kermarrec
a8d91c0c1d
sdram/module: fix MT8JTF12864, rowbits is 14 and not 16.... (16 was used from the beginning, but it does not fix the runtime issue)
2015-03-28 16:35:15 +01:00
Florent Kermarrec
75ee8a5db9
sdram/phy/simphy: OK with DDR3
2015-03-28 01:59:55 +01:00
Florent Kermarrec
51ce7cad6f
sdram/phy/simphy: expose settings to user and test with DDR/LPDDR/DDR2
2015-03-28 01:18:35 +01:00
Florent Kermarrec
a95b3f8f13
sdram/core/lasmicon: add enabled parameter to refresher (for some simulations we need to disable it)
2015-03-28 01:17:50 +01:00
Florent Kermarrec
7fe748e1b0
sdram/module: clean up tREFI. (use 64ms/8k or 4k)
2015-03-28 01:09:21 +01:00
Sebastien Bourdeauducq
54a88da5b8
Merge branch 'master' of https://github.com/m-labs/misoc
2015-03-27 19:22:29 +01:00
Robert Jordens
54c14c7119
pipistrello: add por reset counter
...
* this is a temporary fix that should be removed once the
combination of bitstream-in-flash, mor1kx, bios-in-flash works
2015-03-27 19:18:11 +01:00
Florent Kermarrec
f4c35e358e
software/bios/sdram: small clean up
2015-03-27 18:24:19 +01:00
Florent Kermarrec
6245dd7b6f
software/bios/sdram: for now desactivate random on address test since it seems to trigger a L2 cache or LASMIcon bug on at least de0nano/minispartan6
...
Memtest sometimes reports 1 or 2 errors with de0nano/minispartan6 on this new test when used with LASMICON. Minicon seems fine. We will have to investigate on this issue.
2015-03-27 16:43:22 +01:00
Florent Kermarrec
f85a4f004b
software/bios/sdram: add random addressing to memtest
...
testing memories with linear access is not good enough. Adding random addressing allow us to detect more eventual issues on our L2 cache or SDRAM controller.
2015-03-27 15:49:16 +01:00
Florent Kermarrec
340014dbac
targets: revert use of integers in clocks/timings
2015-03-26 23:45:35 +01:00
Florent Kermarrec
9137b91e9e
sdram: remove nbits from modules and databits from GeomSettings
2015-03-26 23:27:37 +01:00
Florent Kermarrec
38d24b637e
software/bios/sdram: make seed_to_data static
2015-03-26 23:05:20 +01:00
Florent Kermarrec
9a9af17aca
sdram/phy/simphy: remove use of iter
2015-03-26 23:02:23 +01:00
Florent Kermarrec
e6de4b1bf9
sdram/phy: add simphy (software memtest OK in simulation with MT48LC4M16)
2015-03-26 22:28:32 +01:00
Florent Kermarrec
e79a716425
software/bios/sdram: select the type of data we want to generate for memtest with TEST_RANDOM_DATA (debugging hardware is easier with a simple counter)
2015-03-26 22:16:31 +01:00
Florent Kermarrec
257706517e
software/memtest: remove Mixxeo/M1 hardcoded values in bandwidth computation
2015-03-26 00:01:42 +01:00
Florent Kermarrec
1fc24e66dc
sofware/memtest: use MAIN_RAM_SIZE from mem.h
2015-03-25 19:00:07 +01:00
Florent Kermarrec
1a1c9b4420
tools/flterm.py: small clean up
2015-03-25 18:44:08 +01:00
Florent Kermarrec
94b62eff8b
libcompiler-rt: add ucmpdi2.o
2015-03-25 17:57:42 +01:00
Florent Kermarrec
69e9032d49
sofware/memtest: update bandwidth registers
2015-03-25 17:25:39 +01:00
Florent Kermarrec
ff11cb97a9
sdram/core/lasmicon: automatically insert bandwidth module when with_memtest is True
2015-03-25 17:22:26 +01:00
Florent Kermarrec
ba8b24df57
sdram: pass module as phy parameter, define memtype in modules and only keep phy parameter in register_sdram_phy
2015-03-25 16:57:38 +01:00
Florent Kermarrec
7ea9e2ba89
sdram: use names that are more explicit for bank_a, row_a,...: bankbits, rowbits, .... Add databits to GeomSettings.
2015-03-25 16:56:29 +01:00
Florent Kermarrec
73c2b7ebaa
tools: add minimal flterm.py (basic flterm.c clone with kernel loading for now)
...
flterm.c is not portable, we need a portable alternative. Once flterm.py will support all flterm features, it will be possible to remove flterm.c.
2015-03-25 16:47:03 +01:00
Florent Kermarrec
6492ef1efa
linker-sdram.ld: sdram mem region is now called main_ram
2015-03-25 16:45:19 +01:00
Florent Kermarrec
20207c9c32
liteusb: give more generic names to modules: FtdiXXX becomes LiteUSBXXX, move PHY outside of core (builds on minispartan6)
2015-03-22 11:11:37 +01:00
Florent Kermarrec
c77562f44b
liteusb: make oe_n optional on ft2232h phy
2015-03-22 10:56:56 +01:00
Florent Kermarrec
ed5746a1fe
liteusb: fix imports
2015-03-22 10:56:29 +01:00
Florent Kermarrec
a0ee0d8ff6
targets: add minispartan6 (SDRAM working)
2015-03-22 03:29:11 +01:00
Florent Kermarrec
92f81409f2
sdram/module: fix tREFI on AS4C16M16
2015-03-22 03:20:02 +01:00
Florent Kermarrec
d33729dda9
targets: pipistrello/ppro, fix stupid mistake 10ex --> 1ex...
2015-03-22 02:33:29 +01:00
Florent Kermarrec
cf17f06860
targets: fix CLKIN1_PERIOD on ppro and pipistrello
2015-03-22 00:30:21 +01:00