Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
1,465 Commits 39 Branches 2 Tags 15 MiB
Commit Graph

1465 Commits

Author SHA1 Message Date
Dolu1990 051d140c33 SpinalHDL 1.7.3 2022-09-19 13:27:22 +02:00
Dolu1990 fda7da00c2 add litex --wishbone-force-32b 2022-09-06 11:19:29 +02:00
Dolu1990 e3e21994b4 use SpinalHDL "dev" 2022-07-22 09:33:19 +02:00
Dolu1990 54412bde30 getDrivingReg() update 2022-07-21 09:10:26 +02:00
Dolu1990 24795ef09b SpinalHDL 1.7.1 2022-07-20 11:17:10 +02:00
Dolu1990 a650000f0b SpinalHDL 1.7.2 2022-07-11 12:03:06 +02:00
Dolu1990 b1252f47de csr opensbi now enable ebreak 2022-06-13 16:34:49 +02:00
Dolu1990 1303c0ca7c CfuPlugin.withEnable added 2022-06-09 17:57:31 +02:00
Dolu1990 1ce4c6e493 fix VexRiscvRegressionData url 2022-06-01 09:54:11 +02:00
Dolu1990 8ab9a9b12e fix VexRiscvRegressionData url 2022-06-01 09:53:41 +02:00
Dolu1990 0f6d0f022c VexRiscvBmbGenerator now also report bytesPerLine 2022-05-24 12:37:31 +02:00
Dolu1990 771eaf431e Better cache invalidation doc 2022-05-24 12:15:57 +02:00
Dolu1990 e6dfcac0be Add D$ single line flush support 2022-05-24 12:13:37 +02:00
Dolu1990 4c4913c703 Fix MPP to only retain legal values 2022-05-24 11:14:34 +02:00
Dolu1990 209fc719e8 VexRiscvBmbGenerator export more info 2022-05-24 10:19:35 +02:00
Dolu1990 48cf4120f2 Add VexRiscvSmpCluster forceMisa/forceMscratch 2022-05-23 15:49:32 +02:00
Dolu1990 0872852387 Fix DYNAMIC_TARGET / debug plugin interation corrupting the recoded next pc durring step by step #254 2022-05-17 20:44:17 +02:00
Dolu1990 b39557e226 Fix DYNAMIC_TARGET / debug plugin interation corrupting the recoded next pc durring step by step #254 2022-05-17 20:44:02 +02:00
Dolu1990 a553d3b476 Fix DYNAMIC_TARGET from triggering fetch missprediction while in debug mode #254 2022-05-17 15:27:50 +02:00
Dolu1990 8d0f7781de Fix DYNAMIC_TARGET from triggering fetch missprediction while in debug mode #254 2022-05-17 15:27:36 +02:00
Dolu1990 ba908ebada
Merge pull request #253 from mmicko/micko/riscv_formal 
Update to latest risc-v-formal
 2022-05-16 11:48:12 +02:00
Dolu1990 9c768be7af Fix CfuPlugin/VfuPlugin fork duplication 
https://github.com/google/CFU-Playground/issues/582
 2022-05-16 10:37:12 +02:00
Dolu1990 78f0a7f13e Fix CfuPlugin/VfuPlugin fork duplication 
https://github.com/google/CFU-Playground/issues/582
 2022-05-16 10:36:21 +02:00
Dolu1990 8df2dcbd40 Fix RVC step by step triggering next instruction branch predictor 2022-05-11 14:10:32 +02:00
Dolu1990 4fff62d3fe Fix RVC step by step triggering next instruction branch predictor 2022-05-11 14:10:11 +02:00
Dolu1990 e0eb00573c SpinalHDL 1.7.0a 2022-05-09 11:33:15 +02:00
Dolu1990 6326736401
Update build.sbt 2022-05-04 00:03:54 +02:00
Dolu1990 27772a65dd SpinalHDL 1.7.1 2022-04-29 15:22:34 +02:00
Dolu1990 8d6cb26421 Merge branch 'dev' 2022-04-29 15:20:29 +02:00
Dolu1990 9506b0b8f1 SpianlHDL 1.7.0 2022-04-29 14:16:41 +02:00
Dolu1990 9772e6775d
readme now document FPU / openocd limitations 2022-04-27 16:12:56 +02:00
Dolu1990 5fe1fb07d4
Merge pull request #249 from saahm/master 
Add Murax peripheral extension Tutorial
 2022-04-26 14:56:11 +02:00
Dolu1990 17007586e8 #241 Fix Murax/Briey TB timeouts 2022-04-26 11:00:40 +02:00
Sallar Ahmadi-Pour bd74833900 add murax peripheral extension tutorial 2022-04-25 12:21:41 +02:00
Dolu1990 8a8e976493
Merge pull request #248 from dnltz/WIP/dnltz/fix-reg 
plugin: caches: Fix "Can't resolve the literal value of"
 2022-04-22 11:12:26 +02:00
Daniel Schultz ea7a18c7f4 plugin: caches: Fix "Can't resolve the literal value of" 
Both registers were initialized with unsigned integers without a value.
This triggered:

[error] Exception in thread "main" spinal.core.SpinalExit:
[error]  Can't resolve the literal value of (..._rspCounter :  UInt[32 bits])

Signed-off-by: Daniel Schultz <dnltz@aesc-silicon.de>
 2022-04-20 11:19:34 +02:00
Dolu1990 3b8270b82b #241 Fix Murax/Briey TB timeouts 2022-04-11 11:59:41 +02:00
Dolu1990 53d52692de #240 Code generation now warn against cpu generation without illegal instruction catch and ebreak being disabled, as it may make crash some software, ex : rust 2022-04-08 11:09:48 +02:00
Dolu1990 db34033593 #240 Code generation now warn against cpu generation without illegal instruction catch and ebreak being disabled, as it may make crash some software, ex : rust 2022-04-08 11:09:14 +02:00
Miodrag Milanovic 32a5206541 Update to latest risc-v-formal 2022-04-04 16:37:43 +02:00
Dolu1990 e6c21996a4
Merge pull request #243 from andreasWallner/fix_gen_simd_add_resetvector 
Fix reset vector of GenCustomSimdAdd
 2022-04-04 10:16:50 +02:00
Andreas Wallner 2d2017465e Fix reset vector of GenCustomSimdAdd 
With the old reset vector half of the tests fail since
they expect the CPU to start at 0x80000000.
(e.g. I-IO, I-NOP, I-LUI, etc.)
 2022-04-03 02:55:42 +02:00
Dolu1990 ccff48f872 deprecated Data.keep 2022-03-30 16:17:57 +02:00
Dolu1990 4bddb091ae Update CFU example 2022-03-23 18:58:18 +01:00
Dolu1990 5dc91a8be4 Add MuraxCfu 2022-03-23 18:54:18 +01:00
Dolu1990 b2e61caf9e CfuPlugin now implement upstream spec 2022-03-23 18:54:07 +01:00
Dolu1990 9149c42065 DecoderPlugin now implement forceIllegal API 2022-03-23 18:53:43 +01:00
Dolu1990 51b8865b66 Fix VexRiscvSmpClusterGen linux less mhartid 2022-03-18 12:36:05 +01:00
Dolu1990 e1620c68b2 Fix Briey simulation floating rxd blocking the uart #238 2022-02-22 16:15:35 +01:00
Dolu1990 e558b79582 Fix Briey simulation floating rxd blocking the uart #238 2022-02-22 16:15:14 +01:00