b692b2a3f1
soc/interconnect: add AXILite2CSR bridge
2020-07-15 10:36:34 +02:00
35149c4e80
soc/integration: update add_adapter to convert between AXILite/Wishbone
2020-07-14 16:31:46 +02:00
6671eb6218
build/lattice/trellis: set default spimode to None (--spimode not passed to ecppack) as default instead of fast-read.
...
Using fast-read as default prevent loading the .bit via JTAG (see #589 ).
2020-07-13 11:55:03 +02:00
ae3c78f6d1
build/lattice/trellis: fix spimode typo.
2020-07-11 21:30:19 +02:00
7c381dadc2
Merge pull request #588 from oskirby/trellis-spimode
...
trellis: Add option to select SPI mode.
2020-07-11 21:26:55 +02:00
0aec5b0f8c
trellis: Add option to select SPI mode.
...
This allows a significant speedup when booting large bitstreams on ECP5
boards that support dual or quad SPI operation.
2020-07-11 11:48:10 -07:00
e76464167b
Merge pull request #587 from antmicro/mor1x_ror_instruction
...
mor1kx: Do not generate the ror instruction
2020-07-10 11:21:13 +02:00
468db3cf08
integration/soc/sdcard: add mode parameter to enable read only, write only or read+write modes.
2020-07-10 11:18:22 +02:00
b8d900862c
mor1kx: Do not generate the ror instruction
...
The mor1kx core does not support `l.ror` instruction
by default, but gcc/clang flags allowed the
compiler to generate it.
2020-07-10 11:07:12 +02:00
b7e4507686
core/cpu/CPUNone: set endianness to little.
2020-07-10 10:42:00 +02:00
0eb1f88bb4
Merge pull request #585 from FFY00/more-gcc
...
cpu: add a few missing GCC toolchains
2020-07-09 09:34:22 -07:00
235e8cf62b
cpu: add a few missing GCC toolchains
...
This names are used by Arch Linux for eg.
Signed-off-by: Filipe Laíns <lains@archlinux.org>
2020-07-09 15:58:33 +01:00
5ebdfd9307
liblitesdcard/sdcard: clamp divider value.
2020-07-09 13:09:36 +02:00
23085cffea
Merge pull request #584 from ozbenh/memtest
...
Memtest/memspeed improvements
2020-07-09 12:54:42 +02:00
5c332e4b58
cores/dma: add stream.last support on WishboneDMAReader.
2020-07-09 12:18:09 +02:00
83d24d087d
memspeed: Write a fixed value
...
Otherwise we have at least an extra addition in the loop
which squews the result compared to the read loop.
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
2020-07-08 17:13:37 +10:00
146ead4c4c
buid/io/InferedSDRIO/InferedSDRTristate: avoid unnecessary clk_domain/limitation.
...
Just create a local clk_domain from clk signal.
2020-07-08 08:33:52 +02:00
b54b3b3362
interconnect/avalon: minor cleanup, remove max on SyncFIFO depth.
2020-07-08 07:53:42 +02:00
c0b948d4f9
memtest: Fix memspeed access size
...
The move to libbase reverted the type of the pointer
from long to int.
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
2020-07-08 13:21:45 +10:00
798b3d7ba4
memtest: Fix integer size/type printf errors
...
In a couple of places, memtest uses %x to print a pointer which
is illegal (and could be problematic on 64-bit). Use %p instead.
Additionally, use %ld when printing longs
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
2020-07-08 13:17:48 +10:00
8af4e05c7f
software/litesdcard: use new clocking and use slow clock during initialization.
2020-07-07 19:59:50 +02:00
52f36b1257
integration/soc/sdcard: cleanup emulator integration, fix sim.
2020-07-07 15:05:07 +02:00
7602977c16
integration/soc: move pads.rst control to PHY.
2020-07-07 14:58:06 +02:00
51f2e6ce64
build/io/InferedSDRTristate: pass clock domain to SDROutput/SDRInput.
2020-07-07 12:11:47 +02:00
23dfefb9be
software/liblitesdcard: improve sdcard_init and handle errors.
2020-07-07 11:03:26 +02:00
8d76509032
litesdcard: use new Block2Mem/Mem2Block DMAs.
2020-07-07 09:24:08 +02:00
eeea30eada
litex/gen: remove io that has been replaced with litex/build/io (and should have been removed).
2020-07-07 08:14:42 +02:00
0a3095ead2
Merge pull request #583 from gsomlo/gls-sdcard-timeout
...
liblitesdcard/sdcard: adjust card-ready timeout
2020-07-07 08:06:55 +02:00
6fdb36b84a
liblitesdcard/sdcard: adjust card-ready timeout
...
Testing on nexys4ddr and rocket, approximately 12 iterations of the
timeout loop (using `busy_wait(1)`) are needed to receive a "ready"
response from the SDcard, assuming a "warm" reset where the card has
already been previously initialized.
If the SDcard is ejected and re-inserted, or if the board is "cold-reset"
(e.g., reprogrammed via openocd vs. a simple push of the reset button),
it takes approximately 450 iterations before the SDCard responds with a
"ready" message.
In either case, a timeout of 10 is insufficient. This patch increases
the busy-wait to 10, and the timeout loop counter to 128, which should
cover most cases.
Additionally, make a few minor cosmetic improvements.
Signed-off-by: Gabriel Somlo <gsomlo@gmail.com>
2020-07-06 17:38:07 -04:00
e473c6f29e
liblitesdcard/sdcard: add timeout when waiting card to be ready.
2020-07-06 20:07:20 +02:00
31d4d7c22c
liblitesdcard/sdcard: use new SDClocker enable CSR.
2020-07-06 18:59:28 +02:00
f0a97791a9
interconnect/csr_bus: move/rewrite paged access warning.
...
Was incorrectly triggered with csr_data_width=32.
2020-07-06 12:26:24 +02:00
9e46195299
interconnect/csr_bus: remove 64-bit CSR bus alignment support (no longer supported in SoCs).
2020-07-06 09:51:32 +02:00
527798f734
Merge pull request #582 from gsomlo/gls-minor-fixup
...
Minor sdcard fixes
2020-07-05 10:06:01 +02:00
c52731d1f1
liblitesdcard/sdcard: return error code outside '#ifdef SDCARD_DEBUG'
2020-07-04 15:24:05 -04:00
499d291daa
liblitesdcard/sdcard: cosmetic: fix indentation, eliminate redundant counter
2020-07-04 15:22:28 -04:00
2bfa372b7c
targets: remove sdcard clock domain (now generated in the PHY).
2020-07-03 20:11:05 +02:00
31a9273c6d
litesdcard: use new clocker.
2020-07-03 20:06:42 +02:00
ee8da87e41
liblitesdcard/sdcard: use new register names and new software initalization register.
2020-07-03 19:30:06 +02:00
e6b94b1663
interconnect/stream: allow empty description/payload on Endpoint.
2020-07-03 19:29:05 +02:00
2f6b27da23
litelitesdcard/sdcard: remove wait workaround and replace remove SDCARD_MULTIPLE_BLOCK_SUPPORT define (replace it with SDCARD_CMD23_SUPPORT).
2020-07-03 18:48:43 +02:00
94821cb73c
litesdcard: update integration.
2020-07-03 14:57:40 +02:00
2c53f9b2ff
interconnect/stream: add ClockDomainCrossing wrapper around AsyncFIFO.
2020-07-03 14:39:31 +02:00
23a95bea1d
integration/soc/etherbone: always run ethcore in eth_tx clock domain and remove clock_domain parameter.
...
This avoid issues when sys_clk_freq < eth_tx clock like sys_clk_freq < 125MHz with 1Gbps link.
2020-07-02 11:38:54 +02:00
4575a11748
Merge pull request #581 from antmicro/i2s_tx_fix
...
i2s: Fix the incorrect TX fifo almost empty offset
2020-07-01 15:27:06 +02:00
16a0aebcad
i2s: Fix the incorrect TX fifo almost empty offset
2020-07-01 13:32:53 +02:00
8f204e7797
sdcard: rename cd_sdcard to cd_sd to avoid unnecessary clock domain.
2020-07-01 12:50:24 +02:00
42bfb90f14
liblitesdcard/sdcard: add SDCARD_MULTIPLE_BLOCK_SUPPORT define.
2020-07-01 12:40:23 +02:00
e492e96bf7
integration/soc/add_sdcard: update SDEmulator.
2020-07-01 12:39:56 +02:00
996e9a9180
tools/litex_sim: cleanup cpu endianness.
2020-07-01 09:47:10 +02:00
Jędrzej Boczar
Florent Kermarrec
Owen Kirby
Mateusz Holenko
Tim Ansell
Filipe Laíns
Benjamin Herrenschmidt
Gabriel Somlo
Pawel Sagan