Florent Kermarrec
c38d8175b7
interconnect/stream: add missing part of Demultiplexer
2015-10-05 00:10:55 +02:00
Sebastien Bourdeauducq
af3723db14
setup: add entry points
2015-10-05 00:45:02 +08:00
Sebastien Bourdeauducq
5e8c4cc364
setup: fix readme
2015-10-05 00:44:50 +08:00
Sebastien Bourdeauducq
9c905830dc
sdram: cleanup
2015-10-02 11:37:22 +08:00
Sebastien Bourdeauducq
d21358fc26
liteeth_mini: fix imports, replace Counter and FlipFlop
2015-09-30 20:17:52 +08:00
Sebastien Bourdeauducq
617c6ecb47
interconnect/stream: add multiplexer and demultiplexer
2015-09-30 19:43:51 +08:00
Sebastien Bourdeauducq
b3d5d1628c
interconnect/stream: remove param, do not depend on FIFO Record support
2015-09-30 16:40:34 +08:00
Sebastien Bourdeauducq
1b8f313d40
lasmicon: do not depend on FIFO Record support
2015-09-30 16:40:04 +08:00
Sebastien Bourdeauducq
c36029fa61
command line options support, CSR CSV, all targets building
2015-09-29 18:14:54 +08:00
Sebastien Bourdeauducq
e1927b7cbb
flterm: cleanup
2015-09-29 18:14:19 +08:00
Sebastien Bourdeauducq
48b6733c33
cores/gpio: fix import
2015-09-29 18:13:59 +08:00
Sebastien Bourdeauducq
dd7dfb0d5e
soc_core: simplify settings (assume CPU and CSR present)
2015-09-29 10:19:42 +08:00
Sebastien Bourdeauducq
b1a90053f5
minor fixes
2015-09-29 10:19:00 +08:00
Sebastien Bourdeauducq
523377efbe
basic out-of-tree build support (OK on PPro)
2015-09-28 20:33:37 +08:00
Sebastien Bourdeauducq
e92d00f767
move software into misoc
2015-09-28 15:30:19 +08:00
Tim 'mithro' Ansell
27a0e16fea
Sort constants in csr generation.
...
Previously the order of constant output depended on Python's hashing order
which changes every run. This caused the file to change every run.
With this change the csr.h file will always be the same. This can be verified
this with the following;
```bash
CSR=software/include/generated/csr.h
for i in 1 2 3 4 5 6; do
rm -f $CSR; python make.py build-headers
cp $CSR $CSR.$i
done
md5sum $CSR.*
```
2015-09-27 11:05:54 +08:00
Sebastien Bourdeauducq
a186bfe0f3
Revert "Use shutil rather then rm -rf command."
...
This reverts commit d8fd4fe725
.
2015-09-26 21:54:19 +08:00
Sebastien Bourdeauducq
27b2383607
sdram working on PPro
2015-09-26 21:51:22 +08:00
Sebastien Bourdeauducq
67133f3542
replace flen with len
2015-09-26 18:50:11 +08:00
Sebastien Bourdeauducq
da425d1bcb
add stream, fix CPUs and more imports. simple target boots on ppro.
2015-09-26 16:44:21 +08:00
Sebastien Bourdeauducq
75ef2f9004
fix most imports
2015-09-25 18:43:20 +08:00
Sebastien Bourdeauducq
f69674e89c
interconnect: add bus/bank components from Migen
2015-09-24 20:48:18 +08:00
Sebastien Bourdeauducq
ecdc4101b4
lasmicon: enable refresh at all times
2015-09-24 16:01:08 +08:00
Sebastien Bourdeauducq
9b08b037e4
break down sdram, improve consistency of core names
2015-09-24 15:59:55 +08:00
Sebastien Bourdeauducq
0f410e45f1
cores directory
2015-09-24 09:05:10 +08:00
Sebastien Bourdeauducq
83509163df
reorganization WIP: flatten core structure (SDRAM still needs to be done)
2015-09-24 00:18:27 +08:00
Sebastien Bourdeauducq
01be953e30
setup: cleanup
2015-09-23 09:52:12 +08:00
Sebastien Bourdeauducq
74b3e16dd0
CONTRIBUTING.md->rst
2015-09-23 00:57:36 +08:00
Sebastien Bourdeauducq
82236d9b40
migen.fhdl.std -> migen
2015-09-23 00:36:47 +08:00
Sebastien Bourdeauducq
bd74d39338
misoclib -> misoc
2015-09-23 00:35:02 +08:00
Rohit Kumar Singh
71993edae4
Add init file in sdram/phy dir
...
Without __init__.py file, when using setup.py, setuptools' find_package() function does not find the files in sdram/phy package. Hence .egg file entirely misses sdram/phy directory
More info here: https://bitbucket.org/pypa/setuptools/issues/97
2015-09-21 23:46:16 +08:00
Florent Kermarrec
b2a4eead0c
uart/software: remove litescope dependency
2015-09-21 09:04:59 +02:00
Tim 'mithro' Ansell
bc1450e4f2
Adding --help option to flterm.
2015-09-21 11:02:36 +08:00
Florent Kermarrec
31956de790
dvisampler/edid: fix sda sampling, needs to be similar to scl.
...
Video sources with high scl frequency were not able to access EDID information through I2C.
I2C start was not detected correctly and was randomly reseting the fsm during transfers.(seen with litescope)
2015-09-10 20:51:10 +02:00
Tim 'mithro' Ansell
12f5858850
Allow installing tools to a prefix.
...
(Defaults to /usr/local.)
2015-09-08 08:16:34 -07:00
Florent Kermarrec
40f47f447a
create liteethmini and move liteeth to a separate repo ( https://github.com/enjoy-digital/liteeth )
...
LiteEthMini is a subset of LiteEth intended to be used with a CPU and a software stack.
2015-09-08 01:33:57 +02:00
Florent Kermarrec
3f5d475b7b
remove litepcie_phy_wrappers submodule
2015-09-07 13:20:16 +02:00
Florent Kermarrec
5301a1776d
targets: remove USBSoC from minispartan6 (example available here: https://github.com/enjoy-digital/scarab-soc )
2015-09-07 12:47:40 +02:00
Florent Kermarrec
8e8cc8e5a6
move liteusb to a separate repo ( https://github.com/enjoy-digital/liteusb )
2015-09-07 12:44:47 +02:00
Florent Kermarrec
e49a3c20c8
move litesata to a separate repo ( https://github.com/enjoy-digital/litesata )
2015-09-07 12:27:40 +02:00
Florent Kermarrec
bbeb8a466d
move litescope to a separate repo ( https://github.com/enjoy-digital/litescope )
2015-09-07 12:04:04 +02:00
Florent Kermarrec
35e3853f6e
move litepcie to a separate repo ( https://github.com/enjoy-digital/litepcie )
2015-09-07 11:11:43 +02:00
Florent Kermarrec
bedf3ed9a6
misoclib/soc: fix add_constant when used for strings
2015-09-01 16:57:50 +02:00
Florent Kermarrec
a4808ace6f
litecores: remove unneeded AutoCSR inheritance in example designs (thanks William D. Jones)
2015-08-26 22:36:48 +02:00
Florent Kermarrec
e91ce85cfd
litescope/core/port: fix missing self.comb...
2015-08-24 20:12:39 +02:00
Florent Kermarrec
27b1dd7d9e
litescope/core/port: fix EdgeDetector CSRs names
2015-08-24 19:40:53 +02:00
Florent Kermarrec
fd31e6ae61
litescope/core/port: fix LiteScopeEdgeDetector (refactoring issues)
2015-08-24 18:23:38 +02:00
Florent Kermarrec
f3d68a54d5
liteth/phy: simplify clk_freq in LiteEthPHY autodetect function (thanks Sebastien)
2015-08-22 16:30:42 +02:00
Florent Kermarrec
a1e4183b3f
sdram/phy/s6ddrphy: fix comment on S6QuarterRateDDRPHY
2015-08-22 12:50:41 +02:00
Florent Kermarrec
de87d65f68
sdram/module: add P3R1GE4JGF DDR2 (Atlys) and MT41J128M16 DDR3 (Opsis, Novena) modules.
2015-08-22 12:42:44 +02:00