Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
1,787 Commits 40 Branches 14 Tags 51 MiB
Commit Graph

1787 Commits

Author SHA1 Message Date
Sebastien Bourdeauducq 71fd951df2 integration/builder: add gateware toolchain path command line switch 2015-11-04 14:57:48 +08:00
Sebastien Bourdeauducq db111a6eb0 software/makefiles: remove dependency system, make all always a phony target 2015-11-04 00:31:53 +08:00
Sebastien Bourdeauducq c5dadf27ff targets/pipistrello: add argparse functions consistent with kc705 2015-11-04 00:29:56 +08:00
Sebastien Bourdeauducq 421fe08770 targets/kc705: export generic argparse code 2015-11-03 18:46:34 +08:00
Sebastien Bourdeauducq b340d7ec42 targets/kc705: make SDRAM controller type configurable 2015-11-03 18:45:58 +08:00
Sebastien Bourdeauducq d554a06eba interconnect/wishbone: fix CSRBank init 2015-11-03 18:45:23 +08:00
Sebastien Bourdeauducq 2520ab480b wishbone: add read/write simulation methods 2015-11-03 10:37:31 +08:00
Sebastien Bourdeauducq c9d203ab7f Revert "conda: try to hack conda into checking out new branch directly" 
This reverts commit 1b11b7fa86.
 2015-11-02 12:30:52 +08:00
Sebastien Bourdeauducq 1b11b7fa86 conda: try to hack conda into checking out new branch directly 2015-11-02 12:28:43 +08:00
Sebastien Bourdeauducq 0cf4665d3a travis: add dummy script 2015-11-02 11:52:42 +08:00
Sebastien Bourdeauducq 851067be51 conda: consistent version numbering 2015-11-02 11:52:28 +08:00
Sebastien Bourdeauducq 1e85f13133 add travis.yml 2015-11-02 11:20:26 +08:00
Sebastien Bourdeauducq 08ec92277e add conda build scripts 2015-11-02 00:03:10 +08:00
Sebastien Bourdeauducq 2a818661e1 cores/dvi_sampler: fix imports 2015-11-01 22:38:06 +08:00
Sebastien Bourdeauducq ca9631f7d3 interconnect/stream: add Converter (needs cleanup) 2015-11-01 22:15:28 +08:00
Sebastien Bourdeauducq 4707a25484 compiler_rt: add comparesf2 2015-10-24 22:54:44 +08:00
Florent Kermarrec 7459419ab4 cores/liteeth_mini: adapt all phys to new migen 2015-10-23 20:29:04 +02:00
Florent Kermarrec 197e5cf31c cores: fix liteeth 2015-10-23 20:09:54 +02:00
Sebastien Bourdeauducq 766b0bee65 MANIFEST.in: fix lm32 data directory 2015-10-19 16:30:41 +08:00
Sebastien Bourdeauducq e6452166c2 software: do not build libdyld and libunwind for lm32. Closes #22 2015-10-19 11:33:21 +08:00
Sebastien Bourdeauducq 884faedc00 integration/builder: escape backslash in makefile defines 2015-10-14 21:45:36 +08:00
Sebastien Bourdeauducq 93a615ade4 Merge branch 'new' of github.com:m-labs/misoc into new 2015-10-14 11:11:06 +08:00
Sebastien Bourdeauducq ecc4c573eb integration/builder: fix building for SoCSDRAM-based targets when SDRAM is disabled 
Reported by Florent Kermarrec
 2015-10-14 11:09:53 +08:00
Florent Kermarrec f7787c3c13 software/bios: move romboot after serialboot and netboot 
On designs using romboot (firmware embedded in ram blocks), we generally upload new firmwares with serialboot and netboot for prototyping.
Moving romboot after serialboot and netboot avoid manual interrupts of the boot sequence.
 2015-10-13 18:13:00 +02:00
Sebastien Bourdeauducq e96eba4493 setup: include software and Verilog files 
Broken on Python 3.5
error: can't copy 'misoc/software': doesn't exist or not a regular file
 2015-10-05 12:08:02 +08:00
Florent Kermarrec c38d8175b7 interconnect/stream: add missing part of Demultiplexer 2015-10-05 00:10:55 +02:00
Sebastien Bourdeauducq af3723db14 setup: add entry points 2015-10-05 00:45:02 +08:00
Sebastien Bourdeauducq 5e8c4cc364 setup: fix readme 2015-10-05 00:44:50 +08:00
Sebastien Bourdeauducq 9c905830dc sdram: cleanup 2015-10-02 11:37:22 +08:00
Sebastien Bourdeauducq d21358fc26 liteeth_mini: fix imports, replace Counter and FlipFlop 2015-09-30 20:17:52 +08:00
Sebastien Bourdeauducq 617c6ecb47 interconnect/stream: add multiplexer and demultiplexer 2015-09-30 19:43:51 +08:00
Sebastien Bourdeauducq b3d5d1628c interconnect/stream: remove param, do not depend on FIFO Record support 2015-09-30 16:40:34 +08:00
Sebastien Bourdeauducq 1b8f313d40 lasmicon: do not depend on FIFO Record support 2015-09-30 16:40:04 +08:00
Sebastien Bourdeauducq c36029fa61 command line options support, CSR CSV, all targets building 2015-09-29 18:14:54 +08:00
Sebastien Bourdeauducq e1927b7cbb flterm: cleanup 2015-09-29 18:14:19 +08:00
Sebastien Bourdeauducq 48b6733c33 cores/gpio: fix import 2015-09-29 18:13:59 +08:00
Sebastien Bourdeauducq dd7dfb0d5e soc_core: simplify settings (assume CPU and CSR present) 2015-09-29 10:19:42 +08:00
Sebastien Bourdeauducq b1a90053f5 minor fixes 2015-09-29 10:19:00 +08:00
Sebastien Bourdeauducq 523377efbe basic out-of-tree build support (OK on PPro) 2015-09-28 20:33:37 +08:00
Sebastien Bourdeauducq e92d00f767 move software into misoc 2015-09-28 15:30:19 +08:00
Tim 'mithro' Ansell 27a0e16fea Sort constants in csr generation. 
Previously the order of constant output depended on Python's hashing order
which changes every run. This caused the file to change every run.

With this change the csr.h file will always be the same. This can be verified
this with the following;
```bash
 CSR=software/include/generated/csr.h
 for i in 1 2 3 4 5 6; do
   rm -f $CSR; python make.py build-headers
   cp $CSR $CSR.$i
 done
 md5sum $CSR.*
```
 2015-09-27 11:05:54 +08:00
Sebastien Bourdeauducq a186bfe0f3 Revert "Use shutil rather then rm -rf command." 
This reverts commit d8fd4fe725.
 2015-09-26 21:54:19 +08:00
Sebastien Bourdeauducq 27b2383607 sdram working on PPro 2015-09-26 21:51:22 +08:00
Sebastien Bourdeauducq 67133f3542 replace flen with len 2015-09-26 18:50:11 +08:00
Sebastien Bourdeauducq da425d1bcb add stream, fix CPUs and more imports. simple target boots on ppro. 2015-09-26 16:44:21 +08:00
Sebastien Bourdeauducq 75ef2f9004 fix most imports 2015-09-25 18:43:20 +08:00
Sebastien Bourdeauducq f69674e89c interconnect: add bus/bank components from Migen 2015-09-24 20:48:18 +08:00
Sebastien Bourdeauducq ecdc4101b4 lasmicon: enable refresh at all times 2015-09-24 16:01:08 +08:00
Sebastien Bourdeauducq 9b08b037e4 break down sdram, improve consistency of core names 2015-09-24 15:59:55 +08:00
Sebastien Bourdeauducq 0f410e45f1 cores directory 2015-09-24 09:05:10 +08:00