7a0f7a7ead
test/common: fix error in test data
2020-05-11 14:56:39 +02:00
1cc9656a2d
test/crossbar: improve NativePortDriver to use separate generatos on data paths
2020-05-11 14:25:06 +02:00
025e280804
test/crossbar: fix test that was not being run
2020-05-11 14:25:06 +02:00
52b49fb80e
test/reference: update.
2020-05-09 18:02:42 +02:00
20a849c652
test/reference: update ddr4_init.h
2020-04-28 11:57:11 +02:00
cec3a994e8
Merge pull request #181 from antmicro/jboc/eeprom-timings
...
Add option to load module data from DDR3 SPD EEPROM
2020-04-25 08:25:35 +02:00
312bce2bf1
modules: pass rate automatically when creating module from SPD data
2020-04-17 14:14:02 +02:00
07bbd79eaf
modules: update existsing SO-DIMM timings based on SPD data
2020-04-17 11:57:55 +02:00
d061e60611
test/reference: update.
2020-04-16 11:38:43 +02:00
cf83ac6422
test: improve SPD tests of Micron DDR3 SO-DIMM modules
2020-04-16 10:57:09 +02:00
854a614f99
modules: fix calculations of speedgrade from tck in SPD data
2020-04-16 10:12:23 +02:00
3980e062d5
modules: add option to load module parameters from SPD data
2020-04-15 16:20:55 +02:00
de55a8e170
test/test_bandwidth: review, cleanup, fix typo.
2020-04-14 21:57:40 +02:00
907ef73971
test/test_wishbone: add comments/cleanup.
2020-04-14 21:48:44 +02:00
02fd39cf70
test/test_fifo: add comments.
2020-04-14 21:40:51 +02:00
14edb5b191
test/test_dma: add comments.
2020-04-14 19:51:31 +02:00
97e214b0dd
test/test_bist: add comments, fix a typo.
2020-04-14 19:44:58 +02:00
c55136c17a
test/test_bist: enable test_bist_csr_cdc (now passing with refactored CDC).
2020-04-14 18:14:05 +02:00
378c4419c1
frontend/bist: rename run/ready to run_cascade_in/run_cascade_out.
2020-04-14 16:52:02 +02:00
829dee6a61
frontend/bist: remove run/ready CSR.
...
run/ready are only used when generator and checker are coupled together to do alternating write/read.
In this mode, run/ready are connected directly in the gateware and are not controlled by software.
2020-04-14 16:29:05 +02:00
b399ae2e36
test/benchmark: default value of run is 1, no need to drive it.
2020-04-14 13:00:39 +02:00
4dbb5b1cbb
test/run_benchmarks: fix syntax.
2020-04-13 19:57:49 +02:00
966ebcbc41
test: cleanup/uniformize things between tests.
2020-04-13 19:38:29 +02:00
0efd619b46
test/test_adaption: review, add some comments.
2020-04-13 18:39:52 +02:00
38b78fc3e4
test/run_benchmarks: review, minor styles changes.
2020-04-13 18:27:16 +02:00
8a0bcb3a2a
test: add core.crossbar tests
2020-04-10 12:46:10 +02:00
e74a2e6a02
test: fix missing cases in bankmachine test
2020-04-08 10:31:34 +02:00
36d62d5301
Merge pull request #177 from antmicro/jboc/unit-tests-bankmachine
...
Add litedram.core.bankmachine tests
2020-04-08 09:55:20 +02:00
7b8b68afcb
test: add core.bankmachine tests
2020-04-07 11:58:56 +02:00
c03bed8ef6
test: add core.bandwidth.Bandwidth tests
2020-04-03 13:11:10 +02:00
a62e59bccf
test: skip _CommandChooser tests from Issue #174
2020-04-01 16:19:37 +02:00
00fcdf6da7
test: split core.multiplexer tests into separate files
2020-04-01 15:36:14 +02:00
f619bedda2
test: clean up the code of core.multiplexer
2020-04-01 15:03:30 +02:00
1dd4227b34
test: add core.multiplexer.Multiplexer tests
2020-04-01 14:21:16 +02:00
ea9324601c
test: add comments to core.multiplexer._Steerer tests
2020-03-30 16:00:20 +02:00
26ce99320e
test: add core.multiplexer._Steerer tests
2020-03-30 13:16:03 +02:00
f36b5a4fd2
test: add core.multiplexer._CommandChooser tests
2020-03-27 15:53:29 +01:00
a1b1abe329
test: use TestCase.subTest for more verbose error messages
2020-03-27 15:42:13 +01:00
6951428af5
test/test_fifo: minor cleanup.
2020-03-26 12:23:25 +01:00
0ee9d7db5f
test/test_ecc: review and cleanup.
2020-03-26 12:00:08 +01:00
265e79f2aa
test/gen_config: review/cleanup.
2020-03-26 11:43:33 +01:00
2bb8f8fd22
test/gen_access_pattern: cleanup.
2020-03-26 11:03:43 +01:00
72d2bbf09d
test/benchmarck: cleanup.
2020-03-26 10:46:11 +01:00
0cbdbf18ad
test/run_benchmarks: avoid relative imports as done on others tests.
2020-03-26 10:17:02 +01:00
24c075ed3a
Merge pull request #171 from antmicro/jboc/unit-tests-fifo
...
Add tests for litedram.frontend.fifo
2020-03-26 09:40:17 +01:00
4fd6dc0ab6
test: split test_fifo_ctrl into 2 separate tests
2020-03-25 11:50:13 +01:00
5d5bff3425
test: add frontend.fifo tests
2020-03-25 11:50:13 +01:00
72b91a8fb7
test: add timeout_generator
2020-03-25 11:50:13 +01:00
c39a6bd059
test: use @unittest.skip instead of commenting out code
2020-03-24 14:35:28 +01:00
0afacba2ca
test: replace ConverterDUT.write_* with .write
2020-03-24 12:04:53 +01:00
7f36717516
test: add LiteDRAMNativePortCDC tests
2020-03-24 11:55:24 +01:00
1f8868e6e9
test: add frontend.adaptation tests for different conversion ratios
2020-03-24 11:12:11 +01:00
f19d92b67f
test: add wishbone tests with data width mismatch
2020-03-20 14:48:50 +01:00
7996ee5143
test: add missing write-enable handling
2020-03-20 14:48:50 +01:00
3c0fdf0710
test: handle 'we' in DRAMMemory, add memory debug messages
2020-03-20 14:48:39 +01:00
e8558f6f9f
test: fix bits formatting
2020-03-20 13:18:24 +01:00
7593b2d9b9
test: add basic wishbone test
2020-03-20 09:30:33 +01:00
060d1807ad
Merge pull request #168 from antmicro/jboc/unit-tests-ecc
...
Add unit tests for ECC
2020-03-19 18:24:43 +01:00
68d078cc78
test: add tests for LiteDRAMNativePortECCW/LiteDRAMNativePortECCR
2020-03-19 10:57:54 +01:00
03f93998b5
test: move DMA specific tests to test_dma.py
2020-03-19 09:13:28 +01:00
1b4647b2e1
test: add tests for LiteDRAMNativePortECC
2020-03-18 15:43:49 +01:00
36d5b42aa0
test: correct DMAReaderDriver/DMAWriterDriver logic
2020-03-17 15:37:50 +01:00
6ef623efae
test: cleanup test_bist.py code style
2020-03-17 14:23:08 +01:00
a883f88cca
test: add LiteDRAMDMAReader tests
2020-03-17 14:12:09 +01:00
d86ebd7e9d
test: add LiteDRAMDMAWriter tests
2020-03-17 12:39:10 +01:00
5618d2a54c
test: fix quotes
2020-03-17 09:45:28 +01:00
ef9b13d7e8
test: add tests for BIST modules with clock domain crossing
2020-03-16 16:38:58 +01:00
a00c8b7940
test: unify BIST tests, factor out repetitive code
2020-03-16 09:23:45 +01:00
13aeb3fd65
test: add _LiteDRAMBISTChecker/_LiteDRAMPatternChecker tests
2020-03-16 09:11:37 +01:00
ba83e5645c
test: add some more verbose _LiteDRAMBISTGenerator tests
2020-03-16 09:11:37 +01:00
239859d95b
test: add tests for _LiteDRAMPatternGenerator
2020-03-16 09:11:37 +01:00
ac06382b5a
test: split GenCheckDriver run into configure/run
2020-03-16 09:11:37 +01:00
c8423a08a3
test: exit with failure when no benchmarks succeeded
2020-03-12 14:16:21 +01:00
92daf53ea2
test: fix with_uart parameter (see litex/b29f443f)
2020-03-12 14:16:21 +01:00
b89ecdf919
test: add _LiteDRAMBISTGenerator tests
2020-03-11 15:38:13 +01:00
2ce64bd5fb
Fix copyrights
...
Signed-off-by: Karol Gugala <kgugala@antmicro.com>
Signed-off-by: Mateusz Holenko <mholenko@antmicro.com>
2020-03-05 17:40:21 +01:00
8fee3c7edf
test/reference: update kc705 ddr3_init.h.
2020-03-05 11:35:12 +01:00
87578dd2e3
Merge pull request #153 from antmicro/jboc/issue-151
...
test/benchmarks: add memtype to summary (#151 )
2020-02-20 14:00:27 +01:00
4f9d6e413f
Merge pull request #152 from antmicro/jboc/benchmark
...
Benchmarks: add timeout parameter
2020-02-20 14:00:06 +01:00
19cbf7d967
test/benchmarks: add memtype to summary ( #151 )
2020-02-20 13:36:49 +01:00
a5d2c09e8f
test: add benchmark timeout parameter
2020-02-20 09:33:09 +01:00
247722d97e
test: fix wrong sorting in benchmarks summary
2020-02-20 09:20:38 +01:00
a27841199b
test: option to print heartbeat during benchmarks to avoid Travis timeouts
2020-02-19 13:08:04 +01:00
5fb2b011d8
Merge pull request #146 from antmicro/jboc/benchmark
...
Benchmarks: Generate HTML summary and deploy it from Travis
2020-02-18 13:26:20 +01:00
d14254124a
test: run benchmarks in Travis CI and deploy the results
2020-02-17 14:46:50 +01:00
f0be039a34
test: add option to use sdram timing verifier in benchmarks
2020-02-17 14:35:15 +01:00
b7ed91d9f0
test: suppress info log messages in benchmark runner
2020-02-17 13:14:52 +01:00
c6cc0e068d
test: keep benchmark failures in data frame and filter out when needed
2020-02-17 09:07:13 +01:00
bba49f2df8
test: add generation of html benchmarks summary
2020-02-17 09:07:13 +01:00
dd12a78587
test: reduce disk usage when running benchmarks in parallel
2020-02-13 10:30:48 +01:00
5cd33f490f
test: update benchmark configuration generator
2020-02-12 15:42:50 +01:00
4f613b5b00
test: add number of generators/checkers to benchmark runner, update metrics
2020-02-12 14:40:33 +01:00
edf4ddb2f2
test: add option to use multiple BIST generators/checkers
2020-02-12 14:40:33 +01:00
45633e55b5
test: update BIST generator and checker tests
2020-02-11 14:24:02 +01:00
409b9922ea
test: add random address generation in benchmarks
2020-02-11 13:11:06 +01:00
6744cf649c
test: add handling of alternating write/read to benchmark runner
2020-02-11 13:10:04 +01:00
e16118abfd
test: fix: use of undeclared variable
2020-02-11 12:13:37 +01:00
ff435fd26e
test: add option to run benchmarks with alternating write/read
2020-02-11 12:06:45 +01:00
9148400ef5
test: fix typo, add note about limitations
2020-02-07 12:20:43 +01:00
2825c080a9
test: fix problem with plot labels overlapping for large number of benchmarks
2020-02-07 09:52:31 +01:00
77541c3670
test: avoid instantiating LiteDRAMBenchmarkSoC to speed up summary generation
2020-02-06 15:08:01 +01:00
027034db49
test: add option to run benchmarks as parallel jobs
2020-02-06 15:07:55 +01:00
62a5473ecd
test: update script for generating benchmark configurations
2020-02-06 13:35:34 +01:00
8ba3cced60
test: add new benchmark configuratiosns to example configuration file
2020-02-05 18:58:49 +01:00
1702e2ad7c
test: update summary to work for all configurations (use pandas)
2020-02-05 18:39:06 +01:00
f9f86d507f
test: update benchmark configuration to account for access pattern
2020-02-05 12:54:33 +01:00
7e0515c477
test: fix problem with helper scripts being executed by `setup.py test`
2020-02-04 16:37:26 +01:00
fcd3d4ff6c
test: helper scripts for generating benchmark configurations/access patterns
2020-02-04 16:26:57 +01:00
fcbcd4d3fe
test: add option to benchmark predefined access patterns
2020-02-04 16:26:57 +01:00
bae046f143
test: add read/write latency benchmarks
2020-02-03 16:59:12 +01:00
a584923f1c
test: use JSON instead of pickle for storing benchmarks cache
2020-02-03 12:17:41 +01:00
736723cc98
test/run_benchmarks: change YAML config file argument
2020-02-03 10:38:10 +01:00
7e95ecc9a9
test/run_benchmark: avoid Python 3.7+ dependency
2020-02-03 10:37:10 +01:00
811c73254b
test: benchmark script exits with error on any checker error
2020-01-31 15:16:37 +01:00
1a517a308d
test: cache benchmark results to be able to produce multiple summaries
2020-01-31 14:39:41 +01:00
a40817f3a8
test: add plotting of benchmark results
2020-01-31 14:39:41 +01:00
f6973aa9d7
test: load benchmark configurations from YAML file
2020-01-30 15:39:29 +01:00
096de78c63
test: fix `setup.py test` failing due to import error
...
because of relative import the script has to be run as:
python -m test.run_benchmarks
2020-01-30 14:11:52 +01:00
bb4f6106ee
test: print benchmarks summary
2020-01-30 10:50:08 +01:00
e822e6be9f
test: calculate benchmark bandwidth and efficiency
2020-01-30 10:19:17 +01:00
804a9b3727
test: add script for running multiple benchmarks and parsing results
2020-01-29 17:03:20 +01:00
502e6c663c
test: add command line arguments for BIST base/length/random
2020-01-28 15:03:36 +01:00
586eb39b1d
test: add initial benchmark test
2020-01-28 12:07:22 +01:00
bb1b431184
test/test_init: use max_sdram_size of 1GB
2020-01-24 10:46:29 +01:00
1d2bc922b8
frontend/fifo: get back to original simple design and add test
2020-01-07 15:40:09 +01:00
ac4b339a6f
test/reference: update init headers
2019-11-15 19:45:39 +01:00
f861d99903
core/refresher: improve naming/parameters of refresh postponing
2019-09-11 08:38:22 +02:00
40b4c62889
test/test_init: fix
2019-09-09 15:17:43 +02:00
5b48eb278a
test/test_init: delete generated file
2019-09-09 15:08:01 +02:00
188b6a8feb
add ZQ periodic short calibration support (default to 1s)
2019-09-09 15:07:38 +02:00
0b24b817e3
test: add test_init with sdr/ddr3/ddr4 references
2019-09-09 11:45:10 +02:00
a782eb5aa8
test/test_examples: adapt for travis
2019-08-31 14:55:14 +02:00
2bdeda021b
move standalone core generation to litedram package and make it usable externally
...
When LiteDRAM is installed, standalone core can now be generated with "litedram_gen config.yml"
2019-08-28 07:19:30 +02:00
602ff8be81
examples: switch to YAML config files
2019-08-28 07:08:10 +02:00
338d18dba0
core/refresher: add capability to accumulate N refreshs and execute the N refreshs together
...
Being able to accumulate refreshs allow reducing the number of interruptions to the Controller from 1 every tREFI cycles to 1 every N*tREFI cycles.
2019-08-14 09:57:24 +02:00
de38b52eb6
core/refresher: rename RefreshGenerator to RefreshSequencer and simplify
2019-08-14 08:08:30 +02:00
6c53996a70
core/refresher: reduce refresh period by one cycle
2019-07-24 08:18:04 +02:00
afb6d0a15e
core/refresher: reduce RefreshGenerator start delay by 1 cycle
2019-07-24 08:01:54 +02:00
b543286d06
test/test_refresh: add Refresher test
2019-07-23 22:31:27 +02:00
7daf3551f6
test/test_bist: remove vcd generation (only useful for debug)
2019-07-23 21:46:03 +02:00
b4125fa50f
test/test_refresh: add RefreshTimer test
2019-07-23 21:44:09 +02:00
9584c2fe88
test: remove use of rand_wait, rename rand_level to random
2019-07-23 21:14:17 +02:00
0eef5d4d55
test: add test_refresh with simple RefreshGenerator test
2019-07-23 16:36:21 +02:00
93488009c9
test: rename test_timing_controllers to test_timing
2019-07-23 16:05:31 +02:00
8cf561d620
test/test_timing_controllers: add simple tFAWController tests
2019-07-23 15:58:26 +02:00
3ae666d015
test/test_timing_controllers: add simple tXXDController tests
2019-07-23 15:48:32 +02:00
394a49a759
test: add test_timing_controllers with tXXDController test
2019-07-23 12:40:40 +02:00
54cdc7f4cb
test: -x on tests
2019-07-23 12:16:44 +02:00
2ecb0534ec
frontend/ecc: move generic part of ECC to LiteX
2019-07-13 11:47:13 +02:00
8646b2e2c4
test/test_adaption: use same DUT for up/down converter tests
2019-07-13 10:52:41 +02:00
Jędrzej Boczar
Florent Kermarrec
Jędrzej Boczar
Karol Gugala
Piotr Binkowski