d256cc8bd6
camlink_4k: disable leds when serial is used (since pin is shared).
2021-01-25 12:19:29 +01:00
1e1bec10c4
orangecrab: remove dm_remapping workaround: we are now using Wihsbone/L2 path with VexRiscv-SMP on this board.
2021-01-25 11:52:59 +01:00
537f494cbb
arrow_sockit: review/harmonize with others boards.
2021-01-25 09:14:46 +01:00
4adc1b14c4
platforms/de0nano: use separator for connectors.
2021-01-25 08:58:12 +01:00
bbaa2fdc98
Merge pull request #149 from hansfbaier/master
...
Add board support for Terasic/Arrow SocKit, Add connectors to de0-nano
2021-01-25 08:55:48 +01:00
45f538b1d3
Merge pull request #155 from blakesmith/add_spi_flash
...
ULX3S: Make spiflash optionally accessible from the SoC, and bootable
2021-01-24 21:22:35 +01:00
8132f9f65b
Merge pull request #154 from euryecetelecom/master
...
Fix SDCard issue when no SDCard inserted in ECPIX5 board.
2021-01-24 21:14:58 +01:00
72985c72ca
Merge pull request #153 from Disasm/ecpix5-add-45f
...
ECPIX-5: add option to select ECP5 device
2021-01-24 21:14:14 +01:00
cae51c0c24
ULX3S: Make spiflash optionally accessible from the SoC, and bootable
2021-01-23 14:44:26 -06:00
aa771e9ff4
de0-nano: add connectors
2021-01-23 20:18:15 +07:00
c9f0745d54
sockit: add board definitions for Terasic SocKit
2021-01-23 20:17:38 +07:00
23760e2eae
orangecrab/CRGSDRAM: add missing rst signal (to reset from the SoC).
2021-01-22 22:55:02 +01:00
b386ee5059
Fix SDCard issue when no SDCard inserted in ECPIX5 board. Now enable to detect SDCard presence.
...
https://github.com/litex-hub/linux-on-litex-vexriscv/issues/171
2021-01-20 18:02:13 +01:00
a678672fc9
ecpix5: add option to select ECP5 device
2021-01-19 01:22:52 +03:00
e71a4940c0
nexys4ddr: etherbone support
2021-01-15 12:14:40 -05:00
7a738245af
fix bitstream problem
2021-01-14 21:53:25 -05:00
5a73eb0b6d
initiate target and platform for alveo_u280 board
2021-01-14 18:35:43 -05:00
6a5f2f59a6
targets/orangecrab: use new ECP5DDRPHY's cmd_delay to add extra delay on DDR3's Clock/Commands.
...
This fixes https://github.com/enjoy-digital/litedram/issues/130 and has been tested
at 48/64/96MHz on MT41K64M16 and MT41K512M16 variants.
Also remove un-needed cd_sys2x_eb.
2021-01-12 18:57:22 +01:00
9ff90eb9fe
targets/c10lprefkit: fix default sys-clk-freq.
2021-01-12 16:15:52 +01:00
0a7443d273
targets/orangecrab: make usr_btn optional to fix compilation with revision 0.1.
2021-01-08 19:30:37 +01:00
ae5494d7b6
orangecrab: defaults to USB-ACM UART.
2021-01-08 19:01:41 +01:00
c6e75122d9
sds1104xe: defaults to Crossover UART.
2021-01-08 19:00:41 +01:00
ab72f69937
targets/ac701: rename --ethernet-phy to --eth-phy for consistency with others targets.
2021-01-08 18:50:01 +01:00
0ee62dd681
add etherbone ip address option for relevant boards
2021-01-08 18:44:31 +01:00
869cce2bba
targets/colorlight_5a_75x: rename etherbone-ip args to eth-ip.
...
eth-ip will also be used to configure Ethernet IP addresss.
2021-01-07 09:26:38 +01:00
c829a47c31
targets/colorlight_5a_75x: Automatically disable Led Chaser when serial is used.
2021-01-07 09:17:28 +01:00
adbcc81ecf
Merge pull request #145 from hansfbaier/master
...
colorlight: Add option for etherbone ip address and LED chaser
2021-01-07 09:08:43 +01:00
a6e867c691
Merge pull request #144 from gsomlo/gls-genesys2-sdcard
...
genesys2: LiteSDCard support
2021-01-07 08:12:24 +01:00
d2d17e00a2
Merge pull request #142 from geertu/master
...
platforms/ecp5: Fix slewrate configuration
2021-01-07 08:11:30 +01:00
d73bd2f7ce
targets/xilinx: add comment on sys_clk to pll.clkin false path.
2021-01-07 08:01:54 +01:00
1ac1c6857f
targets/xilinx: add false path constraint between sys_clk and pll.clkin.
...
The SoC reset added recently creates a path between sys_clk and pll.clkin
clock domains that is reported by the tools but that can be safely ignored.
2021-01-07 00:02:46 +01:00
0d69cfa6b0
colorlight: make LEDs optional
2021-01-05 08:03:26 +07:00
4bec17e1a7
colorlight: Add option for etherbone ip address
2021-01-05 07:49:44 +07:00
2589d9f704
genesys2: add (spi-)sdcard build options
...
Signed-off-by: Gabriel Somlo <gsomlo@gmail.com>
2021-01-04 13:57:21 -05:00
4eb0026a69
genesys2: add "rst" and "cd" signals to (spi-)sdcard records
...
Signed-off-by: Gabriel Somlo <gsomlo@gmail.com>
2021-01-04 13:10:13 -05:00
4a95b94dbf
platforms/ecp5: Fix slewrate configuration
...
When building linux-on-litex-vexriscv for OrangeCrab:
Warning: IOBUF 'spisdcard_clk' attribute 'SLEW' is not recognised (on line 207)
Warning: IOBUF 'spisdcard_mosi' attribute 'SLEW' is not recognised (on line 210)
Warning: IOBUF 'spisdcard_cs_n' attribute 'SLEW' is not recognised (on line 214)
Warning: IOBUF 'spisdcard_miso' attribute 'SLEW' is not recognised (on line 218)
Platforms using litex.build.lattice.LatticePlatform seem to support only
"SLEWRATE", not "SLEW". Fix the few offenders in the LogicBone and
OrangeCrab platform definitions.
Signed-off-by: Geert Uytterhoeven <geert@linux-m68k.org>
2021-01-04 17:08:51 +01:00
fe67766fb7
targets/gensdrphy/halfsdrphy: pass new optional sys_clk_freq (used to compute cl).
2021-01-04 11:38:07 +01:00
0e3c03f2f6
mercury_xu5: remove unneeded cmd_latency=0 (now defaulting to 0).
2021-01-04 10:48:34 +01:00
5cc49bafbd
orangecrab: Run reset_timer with por/48MHz clock domain (sys clock domain is now directly reseted on usr_btn press).
2021-01-04 09:42:05 +01:00
1fb24d4c71
orangecrab: Avoid usb clock domain reset on usr_btn press or SoC reset.
...
Allows the USB-ACM link to stay up during reset.
2021-01-04 09:05:19 +01:00
06cb49af37
targets/arty: add variant support through --variant args.
...
./arty.py --variant=a7-35 or a7-100
./arty_s7.py --variant=s7-50 or s7-25
2020-12-29 18:43:14 +01:00
02a81d54e2
targets/ecpix5/eth: set rx_delay to 0ns (tested with netboot on R01).
2020-12-29 16:01:12 +01:00
93779ecb95
platforms/colorlight_5a_75b: revert toolchain args.
...
Useful to do tests with Diamiond.
2020-12-29 14:22:42 +01:00
f2985f1e71
Merge pull request #141 from la6m/Colorlight_v8.0
...
add colorlight v8.0 PCB
2020-12-29 14:20:29 +01:00
84098d2de5
targets/qmtech_wukong: submitted target was the platform file, update with target shared in #133 .
...
Build tested with /qmtech_wukong.py --with-sdcard --with-ethernet --integrated-rom-size=0x10000 --build.
2020-12-29 14:13:11 +01:00
b67b18caad
qmtech_wukong: review/cleanup platform.
2020-12-29 14:10:49 +01:00
3e6b934961
add colorlight v8.0 PCB
2020-12-29 13:52:13 +01:00
e380f24655
targets/qmtech_wukong: +x.
2020-12-29 13:24:41 +01:00
4b721eded7
add QmTech Wukong board support.
2020-12-29 13:20:42 +01:00
9beaf25822
nexys4ddr: fix eth/int_n pin (B8) and use 4-bit on vga.blue.
2020-12-24 10:15:29 +01:00
2a04c5c74e
nexys4ddr: add support for litexvideo VGA Terminal
...
This commit adds VGA support for the Nexys A7/ Nexys 4 DDR.
The VGA is however limited to RGB443 instead of the full 12bit RGB444.
This is because IO D8 which is MSB for Blue, is also used for ETH int_n.
This makes the final output have a yellow tint.
2020-12-23 02:24:18 +05:30
f6a106cdf4
Fix orangecrab target
2020-12-20 01:07:43 +03:00
00fc2c5166
targets/orangecrab: use new DM remapping capability of LiteDRAM to fix LDM/UDM.
...
Required by VexRiscv-SMP that uses DMs on LiteDRAM interface.
2020-12-16 11:52:58 +01:00
bb58258fd4
Fix de10nano target
2020-12-14 15:27:33 +03:00
ec4ccc9fa5
platforms/xcu1525: fix ddram 1/2/3 pinout.
...
DDR4 now validated successfully with LiteDRAM on the 4 channels.
2020-12-11 13:58:26 +01:00
519f9449fa
targets/sds1104: litex_term now directly supports crossover uart.
2020-12-10 13:56:01 +01:00
18337cdf25
targets/arty: sync with litex repository
...
Signed-off-by: Robert Winkler <rwinkler@antmicro.com>
2020-12-07 17:32:40 +01:00
f66860c201
zybo_z7: fix clock pin constraint
...
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
2020-12-07 16:46:20 +01:00
8e5f955e4e
targets/orangecrab: Fix --sdram-device help text
...
Obviously --sdram-device takes the SDRAM device, not the ECP5 FPGA
device.
Fixes: bf3c9dc9bf
2020-12-04 14:34:01 +01:00
fe563baec7
targets/fomu: modification to ValentyUSB no longer required.
...
Following commits make it generic/portable while still using IOBuffers:
77b9d01058371526e432
2020-11-27 19:40:45 +01:00
5a4e28d47d
target/usb_acm: switch git clone to litex-hub/valentyusb repo (up to date with LiteX).
2020-11-27 18:53:45 +01:00
8d1095224f
add support for redpitaya14/16
2020-11-26 06:54:11 +01:00
11fa5c34ac
nexus: Allow selection of toolchain
...
Signed-off-by: David Shah <dave@ds0.me>
2020-11-25 09:45:25 +00:00
159a0c751c
targets/colorlight_5a_75x: update instructions and LiteEthPHYRGMII's tx_delay (required with LiteEth fixes).
2020-11-23 12:30:36 +01:00
03bb929f27
colorlight_5a_75x: add LedChaser.
2020-11-23 10:14:20 +01:00
d18deef10d
colorlight_5a_75x: switch prog to FT232 based programmer (ex: JTAG HS2).
2020-11-23 10:13:57 +01:00
ce38cff41d
mercury_xu5: reduce cmd_latency to fix problems with DRAM leveling
2020-11-20 15:31:47 +01:00
a2f3add24e
Merge pull request #123 from teknoman117/litefury
...
Support for the RHS Research LiteFury
2020-11-20 08:44:27 +01:00
389b623fe2
targets/litefury: new target
...
LiteFury is an Artix-7 development board in the M.2 form factor
for PCIe accelerator development. It's similar to the Aller but
with an xc7a100t rather than an xc7a200t and no TPM module.
https://rhsresearch.com/collections/rhs-public/products/litefury
2020-11-19 21:52:14 -08:00
49e1c34dfd
targets/acorn_cle_215: add SATA.
2020-11-18 19:14:18 +01:00
778ce53865
targets/xcu1525: add SATA.
2020-11-17 15:27:42 +01:00
27e19644f4
targets/kcu105: add SATA.
2020-11-16 18:44:18 +01:00
27f60b2e93
add initial Siglent SDS1104X-E support (Ethernet & DDR3 validated).
...
Pinout from https://github.com/360nosc0pe project.
2020-11-13 12:20:15 +01:00
d42af3ea19
targets: add --sys-clk-freq support to all targets.
2020-11-12 18:07:28 +01:00
72afb95329
targets: create platform on BaseSoC for all targets (consitency).
2020-11-12 16:57:31 +01:00
843e724e3d
targets/pcie: simplify using new LiteX's add_pcie method and enable it on all devices supported by LitePCIe.
2020-11-12 16:39:42 +01:00
9f11bfb0d1
qmtech_ep4ce15: convert name to lowercase, minor cleanup and add to test_targets.
2020-11-12 14:33:45 +01:00
31eb74dc2d
Merge pull request #122 from baselsayeh/master
...
add Qmtech EP4CE15 coreboard support
2020-11-12 14:27:49 +01:00
46e8a957fe
platforms/zybo_z7: fix default_clk typo.
2020-11-12 14:26:36 +01:00
ac075f18c7
platforms/crosslink_nx_evn/vip: add default_clk.
2020-11-12 14:26:17 +01:00
f3ccd140c2
targets/simple: add try/except on leds.
2020-11-12 14:26:00 +01:00
0fc67ddfdb
update copyright
2020-11-12 15:25:39 +02:00
7c6df67739
targets: add tinyfpga_bx target (based on icebreaker/fomu targets).
2020-11-12 14:09:25 +01:00
302e4ffdff
targets/simple: simplify (only keep minimal SoC + Leds) and add load argument.
...
ex of use:
./simple.py litex_boards.platform.ulx3s --build --load
./simple.py litex_boards.platform.trellisboard --build --load
./simple.py litex_boards.platform.arty --build --load
etc...
2020-11-12 13:54:30 +01:00
a4d05522d4
platforms/ice40/ecp5: add toolchain parameter with default to trellis (ECP5) or icestorm (iCE40).
...
Required to simplify simple.py target and use trellis/icestorm as default toolchain.
2020-11-12 13:33:30 +01:00
5cf7731f37
targets/netv2: add PCIe.
2020-11-12 12:16:01 +01:00
7a9f175450
targets/pcie: remove force of csr_data_width to 32 (this is now the default) but just add a check on the pcie block.
2020-11-12 12:08:20 +01:00
4401fec1e6
targets: remove add_csr("crg") (no longer needed).
2020-11-12 11:54:11 +01:00
bd4e92ad13
targets: cleanup, uniformize build arguments between targets.
2020-11-12 11:46:00 +01:00
1b1ed5ebf1
add Qmtech EP4CE15 coreboard support
2020-11-12 01:56:36 +02:00
5fbb176c2a
targets/crosslink_nx: update NXLRAM import.
2020-11-09 11:05:18 +01:00
afe44e2bd6
targets/crosslink_nx_evn: update NXPLL import.
2020-11-09 10:25:30 +01:00
39d979a9d3
targets/Ultrascale: add missing AsyncResetSynchronizer import.
2020-11-09 10:25:05 +01:00
97b64d16a6
Lattice NX PLL Support
2020-11-08 20:34:46 -06:00
1f52fbaca6
xcu1525: fix last ddram channel numbering.
2020-11-06 10:48:26 +01:00
2b17dc1b89
target: add rst signal to CRG to allow full reset of the SoC on reboot command.
2020-11-04 11:13:42 +01:00
aa6b9cab4a
targets/crosslink_nx_vip: +x.
2020-11-04 09:30:57 +01:00
ce14775dfb
targets/tec0117: move SerialFlashManager import to flash function.
2020-11-04 09:30:31 +01:00
2da4eabffe
platforms/icebreaker: fix refactoring typo.
2020-11-04 09:30:01 +01:00
c093d0d0fc
platforms: cleanup pass to uniformize comments/separators/orders.
2020-11-03 10:48:57 +01:00
8d26c241cd
kc705: revert sys_clk_freq to 125MHz.
2020-11-02 19:51:48 +01:00
babf638c2b
targets/nexys_video: add SATA support.
2020-11-02 19:43:25 +01:00
d1c9cc7553
Add LFE5U-12F device for ULX3S
2020-11-01 23:45:32 +00:00
e950a4a588
targets/kc705: update sata pads.
2020-10-30 17:12:59 +01:00
a410e447e1
targets/kc705/sata: enable write support.
2020-10-30 14:51:40 +01:00
d626861e95
platforms/acorn_cle_215: add serial_io (on P2).
2020-10-29 12:10:12 +01:00
f9252fdd45
targets/kc705: simplify SATA using LiteX's add_sata integration method.
2020-10-29 10:16:40 +01:00
7da8628fba
targets/kc705: switch SATA to gen2.
2020-10-28 19:09:30 +01:00
931f6667ac
targets/kc705: add initial SATA support.
2020-10-26 15:15:24 +01:00
51934567fe
Merge pull request #118 from daveshah1/lifcl-vip
...
Add CrossLink-NX VIP board platform and target
2020-10-22 11:03:47 +02:00
a38c1e7062
mist: add copyrights.
2020-10-22 10:48:58 +02:00
20720693c4
crosslink_nx_vip: Add HyperRAM support
...
Signed-off-by: David Shah <dave@ds0.me>
2020-10-22 09:15:40 +01:00
b278d8bccc
Add CrossLink-NX VIP board platform and target
2020-10-22 09:15:35 +01:00
4541c39e94
Initial support for the MIST board ( https://github.com/mist-devel/mist-board/wiki )
2020-10-17 12:28:22 +02:00
814e7630e4
targets/xilinx: use generic name for idelay clk (avoid clk200, clk400, etc...) since we somtimes want to change it.
2020-10-13 12:10:29 +02:00
06137452d2
targets/xcu1525: use ddram_channel to select clk300.
2020-10-13 11:57:00 +02:00
982cfd5ad5
platforms/xcu1525: fix ddram constraints, add clk300 constraints for all channels.
2020-10-13 11:50:36 +02:00
c3ea04b6e9
targets/s7/us: update sdram (manual cmd_latency no longer needed).
2020-10-12 18:46:21 +02:00
ddf7038c78
ulx3s: add 1.7 and 2.0 revisions support.
2020-10-12 13:23:26 +02:00
204d22c62b
Merge pull request #115 from BryanJacobs/master
...
platforms/ulx3s: Update ULX3S SD pins for revision 2.0
2020-10-12 12:55:17 +02:00
3b11e60fb1
Update ULX3S SD pins for revision 2.0
2020-10-11 14:17:48 +11:00
5e67853a21
versa_ecp5: Add --eth-phy to select ethernet phy
...
This also simplifies the logic a bit.
2020-10-09 23:56:16 +02:00
477734ff06
versa_ecp5: Add etherbone support
...
Etherbone can be enabled with --with-etherbone
2020-10-09 00:53:08 +02:00
55da8b867a
platforms/zedboard: minor cleanups to uniformize with other platforms.
2020-10-07 11:25:20 +02:00
e225cbd28f
add zedboard platform to CI
2020-10-06 11:35:03 -07:00
8ee20a3f30
clean up imports
2020-10-06 11:24:34 -07:00
865c2bd98c
zedboard platform: clean up
...
* remove unused code
* remove oled integration code
* openocd = default programmer
2020-10-06 11:00:36 -07:00
94ef096e77
Merge branch 'master' of https://github.com/litex-hub/litex-boards into HEAD
2020-10-06 10:05:34 -07:00
fff20f7532
targets/fomu: base it on iCEBreaker target + USB-ACM.
...
This uniformizes Fomu target with others, provide a simple example of LiteX SoC
on Fomu and will ease maintenance.
2020-10-06 11:39:30 +02:00
12aed44577
add zedboard platform
2020-10-06 00:28:54 -07:00
79ef091a06
Merge pull request #110 from pepijndevos/gowin
...
Add initial support for Trenz TEC0117 board
2020-10-05 19:50:09 +02:00
2ee32f2a15
Merge pull request #109 from geertu/orangecrab-Fix-r0.1-user_led-mapping
...
orangecrab: Fix r0.1 user_led mapping
2020-10-02 09:40:41 +02:00
062fbd6c63
Merge pull request #108 from daveshah1/dave/nx-evn-doc
...
crosslink_nx_evn: Improve documentation on UART jumpers
2020-10-02 09:40:04 +02:00
18e5def9f2
don't verify erase, very slow
2020-10-01 08:41:16 +02:00
81e4f1f158
add initial support for Trenz TEC0117 board
2020-09-30 14:01:36 +02:00
b2e34f5faf
orangecrab: Fix r0.1 user_led mapping
...
On r0.1, all three user_leds are mapped to the same pin.
Fix this by mapping them to the pins connected to the individual
channels of the RGB LED, to match the comments, the schematics, and the
spirit of r0.2.
Untested on real hardware (I have r0.2 only).
Fixes: c94cbae0c0
2020-09-25 10:33:21 +02:00
de09b10726
targets/xcu1525: add ddram-channel selection and rewrite DRC workaround comment.
2020-09-24 18:19:49 +02:00
cc53206aff
targets/kcu105: create specific cd_eth for ethphy.
2020-09-24 10:25:55 +02:00
5b7288cfee
targets/kcu105: add Etherbone support.
2020-09-24 09:55:11 +02:00
77ba49f2bb
targets/pcie: update timing_constraints (now provided by the .xci).
2020-09-24 09:50:55 +02:00
c6610b4a3f
platforms/xcu1525: update ddram1/2/3 pinout.
...
Using https://github.com/d953i/Custom_Part_Data_Files/blob/master/Boards/Xilinx_BCU1525/BCU1525_DIMMx.xdc
2020-09-20 21:07:00 +02:00
e5a144e9cd
platforms/xcu1525: update ddram0 pinout.
...
Using https://github.com/d953i/Custom_Part_Data_Files/blob/master/Boards/Xilinx_BCU1525/BCU1525_DIMM0.xdc .
2020-09-19 23:28:34 +02:00
8ffb86c0dc
platforms/fk33/xcu1525: define pcie_x2/x4/x8/x16.
2020-09-19 22:37:05 +02:00
e4cdbe0f7a
targets/ac701: reduce ddram pads to the first 4 modules.
2020-09-05 11:46:07 +02:00
8a9fd02768
crosslink_nx_evn: Improve documentation on UART jumpers
...
Signed-off-by: David Shah <dave@ds0.me>
2020-09-05 09:58:28 +01:00
76ac4a69a8
rename forest_kitten_33 platform/target to fk33.
2020-09-04 20:05:18 +02:00
979fee7517
forest_kitten_33: add pcie.
2020-09-04 20:02:43 +02:00
ad48728160
xcu1525: update headers (were still using old format).
2020-09-04 19:59:09 +02:00
ad4c483c32
Merge pull request #106 from daveshah1/dave/alveo_u250_pcie
...
alveo_u250: Add PCIe x4 support
2020-09-04 19:22:48 +02:00
a68c00e48e
Merge pull request #104 from DerFetzer/colorlight_5a_75e_v6_0
...
Add support for 5A-75E V6.0 board
2020-09-04 19:21:02 +02:00
ae6a052e57
alveo_u250: Add PCIe x4 support
...
Based on the implementation in xcu1525
Signed-off-by: David Shah <dave@ds0.me>
2020-09-04 14:20:04 +01:00
2eda9d0252
xcu1525: add DDR4 IOs for C1/C2/C3 and fix compilation (untested).
2020-09-04 11:34:33 +02:00
7b6b71d4e3
xcu1525: add initial DDR4 support in C0 (untested).
2020-09-03 19:48:23 +02:00
5a62a07b45
xcu1525: add initial PCIe support (untested).
2020-09-03 19:26:02 +02:00
51e881d1ff
add minimal xcu1525 support (VCU1525 or BCU1525 boards).
2020-09-03 19:06:43 +02:00
8bd736bd77
targets/colorlight_5a_75x: make Ethernet PHY selectable, cast sys_clk_freq to int for Wishbone
2020-09-02 22:08:45 +02:00
cc78574297
targets/colorlight_5a_75x: fix rx_data pin order for Ethernet PHY 0
2020-09-02 22:04:23 +02:00
24b853c2db
targets/colorlight_5a_75x: force use of internal oscillator when using Ethernet with 5A-75E V6.0
2020-09-01 17:07:52 +02:00
8b1fee0e66
Add support for 5A-75E V6.0 board
2020-09-01 17:02:17 +02:00
9b6ed6bdf1
targets/orangecrab: add fallback to bootloader when usr_btn is pressed for 1 second.
2020-09-01 16:22:32 +02:00
b9ac72cf78
targets: simplify clocking on iCE40/ECP5 targets (AsyncResetSynchronizer now integrated in PLL).
2020-09-01 13:38:32 +02:00
9e2d301745
targets/icebreaker: simplify, update PLL/API and BIOS execution from SPI Flash.
2020-09-01 12:58:13 +02:00
beccecf59f
orangecrab: reduce DDR3 power consumption/heat and get back USB PLL to CRGSDRAM.
...
- disable DQ termination.
- disable RTT_NOM.
- drive VCCIO/GND pads.
Reduce current from 0.25A to 0.12A with: ./orangecrab.py --uart-name=usb_acm --sys-clk-freq=48e6.
Still working at 96MHz, 0.17A with: ./orangecrab.py --uart-name=usb_acm --sys-clk-freq=96e6.
See https://github.com/enjoy-digital/litedram/issues/216 .
2020-08-28 20:01:54 +02:00
63b65e278c
crosslink_nx_evn: update copyrights.
2020-08-24 22:33:58 +02:00
153326fa26
targets/icebreaker: update flash.
2020-08-24 17:19:15 +02:00
795e34aafd
add initial Crosslink-NX support.
2020-08-24 16:47:38 +02:00
84c19a6cdf
targets/de0nano: set sys2x_ps phase to 180° for sdram_rate=1:2.
2020-08-24 09:28:51 +02:00
70594a5305
ulx3s: simplify sdram constraints and increase phase to 180 for sdram_rate=1:2.
2020-08-24 09:05:58 +02:00
1781be166a
general: add SPDX License identifier to header and specify files are part of LiteX-Boards.
2020-08-23 15:00:17 +02:00
83d8b8d1b4
platforms/acorn_cle_215: integrated sdcard ios as extension.
2020-08-22 22:11:51 +02:00
f328909578
Moved platform call inside of BaseSoC init for compatibility with linux-on-litex-vexriscv support. Added optional spi-sdcard support over P2 header.
2020-08-09 16:27:41 -04:00
45bb329b56
targets/colorlight_5a_75x: enable HalfRate SDRAM PHY.
2020-08-07 19:26:12 +02:00
b6a1ad5a9c
targets/orangecrab: add simple CRG when built without DDR3.
2020-08-07 18:10:03 +02:00
869ceadacb
targets: use platform.request_all on LedChaser.
2020-08-06 20:04:03 +02:00
d2cd6d4c0e
arty: Change USB-uart and I2S Pmod configuration
...
This makes it compatible with the Arty A7 expansion board by Antmicro
(https://github.com/antmicro/arty-expansion-board ).
2020-08-05 11:54:25 +02:00
ee28d7b5ec
targets/ulx3s/add_oled: simplify.
2020-08-04 12:31:15 +02:00
eba70377b7
add optional OLED peripheral to ULX3S target
2020-08-04 11:07:30 +02:00
929e55d7e6
platforms/trellisboard: add SDCard PMOD pins.
2020-07-29 09:07:55 +02:00
5fd3e8dbcd
ecpix5: add SDCard.
...
Validated with Linux-on-LiteX-VexRiscv.
2020-07-28 17:45:49 +02:00
94ccf1dd3e
targets/trellisboard: simplify clocking when no DDR3, remove firmware_ram (was here for debug).
2020-07-27 16:31:46 +02:00
eb8a484032
targets/de10nano: fix typo.
2020-07-26 12:01:11 +02:00
2cef54a909
targets/colorlight_5a_75x: avoid sys_clk_freq of 125MHz with etherbone (no longer required).
...
This allows creating SoCs with CPU, SDRAM and Etherbone enabled all together.
2020-07-26 11:58:42 +02:00
760b8ff93a
arty: improve xy_pmod_io genericity (allow selecting the PMOD) and enable SDCard.
2020-07-24 16:29:35 +02:00
04fc98f834
de0nano/ulx3s: add sdram HalfRate support (untested).
2020-07-24 16:12:46 +02:00
d0ca1befa6
targets/de10nano/minispartan6: simplify HalfRate support, rename argument to sdram_rate.
2020-07-24 16:11:57 +02:00
9730c6f722
platforms/de10nano: use additional sdram constraints required for HalfRate.
2020-07-24 12:27:36 +02:00
7399d13cef
paltforms/de10nano/sdram: enable fast input/output on dq.
2020-07-24 11:27:25 +02:00
b4b1ab8621
paltforms/de10nano: simplify IO constraints (for consistency with others platforms).
2020-07-24 09:03:35 +02:00
89c5bf43cf
Merge pull request #92 from rob-ng15/master
...
Enable use of HalfRateGENSDRPHY on de10nano
2020-07-24 08:49:09 +02:00
1e1589a514
zybo_z7: demonstrate use of PS7 (with --cpu-type=zynq7000).
...
This uses a pre-generated .xci hosted on github, still need to figure out where the best location for it.
2020-07-23 17:45:21 +02:00
7cda143250
Allow use of HalfRateGENSDRPHY
2020-07-23 14:41:35 +01:00
cf9839307f
Add Misc
...
Add Misc("") arguments to various inputs/outputs for stability. Allows de10nano to use HalfRateGENSDRPHY for sdram
2020-07-23 14:40:04 +01:00
8a3b453e2f
add Zybo Z7 minimal platform/targets: no PS7 support and USB-UART PMOD on JB.
2020-07-23 15:26:22 +02:00
e723bef49a
platforms/arty: add usb_uart_pmod_io (USB-UART PMOD on JA) to ease debug with a second UART (for UARTbone/LiteScope).
...
Also use pmod connector names in i2s_pmod and sdcard_pmod.
2020-07-22 14:41:09 +02:00
19d0b95867
platforms/targets: keep in sync with litex.
2020-07-22 08:53:49 +02:00
0ee4b215b9
trellisboard/ulx3s: fix sdcard slewrate.
2020-07-21 15:23:08 +02:00
7efa1c37a1
platforms/arty: add missing pullups on sdcard.
2020-07-21 15:22:39 +02:00
2ce24df76d
platforms/genesys2: add internal_vref to 0.750v on bank 34 (DDR3).
2020-07-18 22:18:41 +02:00
135c387155
platforms/ulx3s: add assertion for supported devices.
2020-07-17 12:04:06 +02:00
851378f0a9
platforms/trellisboard: move ddram_vtt_en.
2020-07-17 12:03:37 +02:00
165f9eacde
Merge pull request #91 from antmicro/jboc/gensdrphy
...
targets/minispartan6: add support for HalfRateGENSDRPHY
2020-07-15 08:22:57 +02:00
02f53e6326
targets/minispartan6: add support for HalfRateGENSDRPHY
2020-07-14 11:01:09 +02:00
44ad902aad
platforms/kc705.py: LPC DP0_M2C/C2M diff pair
2020-07-13 10:26:17 -07:00
a461f5ac59
orangecrab: add usb, rst_n signals for r0.1
...
- fix standard io extensions
- Use newly assigned code for orangecrab 1209:5af0
2020-07-09 19:56:32 +09:30
f3d02d8fca
Merge pull request #87 from antmicro/arty_i2s
...
arty: Add configuration of I2S pins
2020-07-07 17:22:10 +02:00
df54b93db3
arty: Add configuration of I2S pins
2020-07-07 15:25:10 +02:00
d9595a317e
targets/orangecrab: use user_btn as rst_n.
2020-07-06 17:49:05 +02:00
40fbbbbebc
platforms/orangecrab: add sdcard pins on r0_2.
2020-07-06 17:48:48 +02:00
7b1bf9d74a
targets: remove sdcard specific clock domain (now generated by the PHY).
2020-07-03 20:09:30 +02:00
31e6997e70
sdcard: rename cd_sdcard to cd_sd to avoid unnecessary clock domain.
2020-07-01 12:58:48 +02:00
fe3ea805bc
targets/pcie: make pcie optional (--with-pcie) and avoid forcing uart to crossover.
2020-06-30 18:44:00 +02:00
7a48a61605
targets: add indentifier on all targets.
2020-06-30 18:11:04 +02:00
fc22e28fe9
targets: replace PCIeSoC with BaseSoC.
2020-06-30 17:41:57 +02:00
d28a0c4258
targets/pcie: remove DNA/XADC/ICAP that were only on PCIe targets.
...
DNA/XADC/ICAP are demonstrated in LitePCIe repository and should probably be added with
a add_xy method.
2020-06-30 17:37:24 +02:00
e91a5d6b82
targets/pcie: remove soft reset.
2020-06-30 17:28:13 +02:00
1356ebb416
targets/ecp5: update clocking on boards with DDR3 to use reset from ddrphy.init and use primary clock for Power on reset.
2020-06-29 16:42:53 +02:00
49973990f3
Merge pull request #85 from oskirby/logicbone
...
Add Logicbone ECP5 board
2020-06-29 16:24:15 +02:00
76a32ba8ec
Add Logicbone ECP5 board
...
The Logicbone is an Open Source development board for the Lattice ECP5
being developed at https://github.com/oskirby/logicbone
2020-06-27 03:32:47 -07:00
efe33c9764
targets/arty: add fixed sdcard clock and remove sys2x (use NETWORKING interface_type on DDR3).
2020-06-25 11:21:24 +02:00
6753a92296
targets: add fixed sdcard clock on boards with SDCard support.
2020-06-25 11:20:38 +02:00
782c856619
platforms/genesys2: add usb_fifo.
2020-06-23 18:02:53 +02:00
936ba5b279
platforms/genesys2: add openocd specific configuration (channel 1 used for JTAG).
2020-06-23 11:55:50 +02:00
55ed9fbf02
platforms/kcu105: add sdcard/spisdcard.
2020-06-23 11:44:40 +02:00
eee00ebd0a
platforms/genesys2: add sdcard/spisdcard.
2020-06-23 11:44:26 +02:00
6568c8a3ae
platforms/netv2: add spisdcard.
2020-06-23 11:44:10 +02:00
7de7c4be5c
platforms/kc705: rename mmc to sdcard and make it similar to other boards.
2020-06-23 10:56:31 +02:00
0ecb8609b3
platform/arty: also update spisdcard.
2020-06-16 20:15:12 +02:00
7a8b0b743d
platforms/pano_logic_g2: -x.
2020-06-16 19:53:46 +02:00
f70655d1ac
Change sdcard Pmod from JB to JD
...
Signed-off-by: Kamil Rakoczy <krakoczy@antmicro.com>
2020-06-15 12:01:46 +02:00
04f6d4463a
versa_ecp5: simplify device (LFE5UM5G or LFE5UM) and adapt integrated_rom_size only for Microwatt.
2020-06-13 11:17:05 +02:00
90092164c8
Add device option for ECP5 Versa board
...
Signed-off-by: Timothy Pearson <tpearson@raptorengineering.com>
2020-06-12 18:39:43 -05:00
b1be5dcc23
Fix FTBFS from undersized BIOS ROM region with Microwatt
...
Signed-off-by: Timothy Pearson <tpearson@raptorengineering.com>
2020-06-12 18:39:43 -05:00
9b45ec0f35
de10lite: simplify vga terminal.
2020-06-11 19:59:32 +02:00
85cac7abc0
de10nano/Mister: review/simplify.
2020-06-11 19:54:55 +02:00
64372d7876
targets/orangecrab: add spi-sdcard and workaround for ValentyUSB.
2020-06-11 19:21:44 +02:00
c94cbae0c0
orangecrab: add user_led (RGB leds), DFUProg and --load support.
2020-06-11 19:21:40 +02:00
9aea2272eb
Merge pull request #80 from rob-ng15/master
...
Use 128mb sdram, uart via i/o port on i/o board and vga terminal via i/o board
2020-06-11 18:16:18 +02:00
45bd50b000
targets: rename colorlight_5a_75b to colorlight_5a_75x (since we are now also supporting the 75e).
2020-06-10 23:14:37 +02:00
ad1693a1ad
Merge pull request #82 from Disasm/colorlight-5a-75e
...
Add Colorlight 5A-75E V7.1 board
2020-06-10 23:09:26 +02:00
b312c65eb9
Merge pull request #81 from Disasm/fix-5a-75b
...
Update J4 pin 5 on Colorlight 5A-75B V7.0
2020-06-10 23:07:33 +02:00
94861bbb9a
targets/orangecrab: uncomment MT41K512M16.
2020-06-10 19:30:07 +02:00
b6df166f5a
platforms/arty: add spisdcard to _sdcard_pmod_io.
2020-06-10 17:38:16 +02:00
00c8e40d02
platforms/ulx3s: add sdcard pins.
2020-06-10 17:37:50 +02:00
0c590abf12
Update colorlight_5a_75b target: add 5A-75E board support
2020-06-10 03:20:32 +03:00
1acdb962a5
Add 5A-75E V7.1 board
2020-06-10 03:07:20 +03:00
939f05fea4
Update J4 pin 5 on Colorlight 5A-75B V7.0
2020-06-10 02:49:18 +03:00
485c242f24
Use 128mb sdram, uart via i/o port on i/o board and vga terminal via i/o board
2020-06-08 11:05:58 +01:00
e52d6aca5f
Use 128mb sdram, uart via i/o port on i/o board and vga terminal via i/o board
2020-06-08 11:05:36 +01:00
f9a8edb973
targets/trellisboard: add initial LiteSDCard support
...
Signed-off-by: Gabriel Somlo <gsomlo@gmail.com>
2020-06-03 13:41:57 -04:00
d87a11a9cb
targets/pcie: use generate_litepcie_software on all targets with PCIe.
2020-06-03 08:30:54 +02:00
Florent Kermarrec
Blake Smith
Hans Baier
Guillaume REMBERT
Vadim Kaushan
Gabriel Somlo
Sergiu Mosanu
Geert Uytterhoeven
la6m
Shinken Sanada
Sahaj Sarup
Robert Winkler
Alessandro Comodi
Gwenhael Goavec-Merou
David Shah
Jędrzej Boczar
Nathaniel R. Lewis
Basel Sayeh
davidcorrigan714
Kevin Mehall
YanekJ
Bryan Jacobs
Konrad Beckmann
Michael Betz
Pepijn de Vos
DerFetzer
Piense
connorwk
Pawel Sagan
rob-ng15
Vamsi K Vytla
Greg Davill
Owen Kirby
Kamil Rakoczy
Raptor Engineering Development Team