ace789653f
platforms/ti60_f225: Add connector numbering to ease review/schematic comparison.
2023-07-21 09:08:22 +02:00
ce121663ff
targets/uartbone: Update with LiteX change.
2023-07-20 15:42:47 +02:00
72a951081a
xu8_pe3: Fix clk_p/n on pcie_x8.
2023-07-13 18:10:46 +02:00
18a3909a9c
global: Switch to litex.gen.genlib.misc.
2023-07-06 22:11:45 +02:00
67be3ab677
targets: +x on alchitry_cu and vcu128.
2023-07-06 13:29:35 +02:00
e9335cd67a
Fix pins in Alchitry Cu platform, add target for Alchitry Cu
2023-06-27 21:35:55 +05:30
061a768495
Add Alchitry Cu board
2023-06-16 21:36:57 +05:30
c49a50a934
platform/gsd_butterstick: Add mssing USB comment.
2023-06-16 09:10:47 +02:00
28ecb1e9f3
enclustra_mercury_xu8_pe3: Fix pcie_x8 and add GTH banks for pcie_x4/x8.
2023-06-15 17:57:38 +02:00
06e8829eb4
platforms/gsd_butterstick: Add default programmer to avoid breaking older designs.
2023-06-14 16:40:35 +02:00
58805f037c
avnet_aesku40: Expose ethernet/etherbone parameters.
...
To be able to test more easily usrgmii build.
2023-06-13 09:26:07 +02:00
4705a0274e
Support SPI Flash in Colorlight 5A-75x
2023-06-09 13:43:34 -04:00
96175a9986
sitlinv_stlv7325_v2: Add default value to vccio.
2023-06-07 15:00:49 +02:00
765ee1a3ce
sitlinv_stlv7325_v2: VCCIO jumper default factory setting is 3.3V
2023-06-07 10:12:55 +07:00
b01abce7d5
platform/stlv7325-v2: update VCCIO to fix --with-pcie generation
2023-06-01 16:45:33 -04:00
7fc8ca9816
Merge pull request #506 from sensille/rv901t-spiflash
...
Add spiflash definition to linsn_rv901t board
2023-05-30 22:36:14 +02:00
8a263c18f2
sitlinv_stlv7325: Rename to v1 and update VCCIO to fix --with-pcie generation.
2023-05-30 10:39:20 +02:00
4a05e56058
Add spiflash definition to linsn_rv901t board
2023-05-27 16:20:32 +02:00
2ae2dfa6a3
Add vcu128 target ( #497 )
...
Add initial VCU128 support.
2023-05-25 22:25:44 +02:00
9362e589ac
Add initial Enclustra XU8/PE3 platform definition with Clk/I2C/PCIe/DDR4 and FMC connector definition.
2023-05-25 10:01:19 +02:00
e59d75f593
qmtech_xc7k325t: Fix build/CI.
2023-05-12 12:19:16 +02:00
ca6b607255
targets/qmtech: Add missing +x.
2023-05-12 12:09:20 +02:00
550bc0eee5
add QMTech XC7K325T board, add seven segment display to daughterboard
2023-05-08 11:51:51 +07:00
187080228c
add qmtech_xc7l325t
2023-05-08 05:17:35 +07:00
d33cf1a74c
mnt_rkx7: Cosmetic cleanups.
2023-05-05 09:48:06 +02:00
c05c494a82
targets/mnt_rkx7/usb_ohci: Use SoC.bus if SoC does not have a DMA bus.
2023-05-05 09:43:19 +02:00
6144966d24
Merge pull request #501 from mntmn/master
...
mnt_rkx7: RGB and USB fix, add HDMI terminal
2023-05-05 09:37:40 +02:00
9c222454cc
Merge pull request #503 from chmousset/add_colorlight_i5a-907
...
Add colorlight i5a 907
2023-05-03 09:50:26 +02:00
2bff2d4260
target/stlv7325-v2: tune eth phy delay
2023-05-01 09:28:03 -04:00
31c680abf8
[enh] added option for uartbone
2023-04-30 09:42:31 +02:00
874532871f
[enh] taking advantage of pins directly connected
2023-04-30 09:24:49 +02:00
1202c387bf
[init] added colorlight i5a-907 support
2023-04-30 09:24:46 +02:00
fd5511f3fd
[fix] add pmod uart in default config
2023-04-30 09:24:15 +02:00
f5dfdf9abf
[enh] added doc about JTAG and ext. board
2023-04-29 19:39:51 +02:00
322cc5d45b
[init] added colorlight i9+ based on XC7A50 FPGA
2023-04-29 18:36:35 +02:00
1f6e7f36a5
target/stlv7325-v2: fix typo in eth phy delay
2023-04-28 16:56:37 -04:00
1185ff51f1
Initial support for STLV7325 (v2) Kintex-7 board.
...
This is the 2nd (2023) version of the board sold through
https://www.aliexpress.us/item/3256801088848039.html
Signed-off-by: Gabriel Somlo <gsomlo@gmail.com>
2023-04-28 10:24:21 -04:00
a9e3e3c050
Merge branch 'master' of https://github.com/litex-hub/litex-boards
2023-04-25 20:29:11 +02:00
d160a5ad5d
mnt_rkx7: swap RGB red/blue channels
2023-04-25 20:28:16 +02:00
17a5d3c130
mnt_rkx7: add HDMI terminal, default USB to true
2023-04-25 20:27:29 +02:00
68bfb325a5
Fix Memory test failure of Alveo U250
2023-04-24 17:35:58 +09:00
9322869196
Merge pull request #495 from vietthanh85/master
...
Fix Memory initialization of Alveo U200 failed #1606
2023-04-24 08:09:25 +02:00
03913e2e15
Update terasic_de10nano.py
...
Corrected pin number
2023-04-23 22:28:00 -05:00
340da5393c
Fix Memory initialization of Alveo U200 failed #1606
2023-04-17 18:59:50 +07:00
2ed66317c7
efinix_xyloni_dev_kit: fix build error
2023-04-14 22:31:21 +10:00
b8cb2eaa47
Merge pull request #493 from hansfbaier/deca-ddr3
...
make DDR3 memory work on the DECA with the UniPHY
2023-04-11 15:27:02 +02:00
60ac45e80c
make DDR3 memory work on the DECA with the UniPHY
2023-04-11 19:59:49 +07:00
e120b77ef0
enclustra kx2/st1: fix connectors
2023-04-11 10:58:52 +07:00
c7077880b9
copyright notices on enclustra
2023-04-11 10:29:52 +07:00
ed947d1b55
enclustra: add baseboard ST1
2023-04-11 10:29:44 +07:00
be8ee26b2c
enclustra_mercury_kx2: Add ST1 baseboard, part 1
2023-04-11 05:39:11 +07:00
58679262ad
enclustra kx2: add connectors
2023-04-10 14:06:42 +07:00
a8eb0b20c1
Merge pull request #491 from hansfbaier/stlv7325-hdmi
...
STL7325: Add Video, and connectors (FMC, BTB, 2.54mm)
2023-04-07 09:06:55 +02:00
52ca60c2ac
stlv7325: fix HDMI io standard
2023-04-07 09:50:04 +07:00
2f13decc49
stlv7325: make VCCIO configurable
2023-04-07 09:27:03 +07:00
566a753dd3
stlv7325: S7PLL is enough
2023-04-07 08:45:06 +07:00
7c99f0758d
stlv7325: fix video args
2023-04-07 08:35:49 +07:00
66cbd27bbf
stlv7325: fix video PHY
2023-04-07 08:25:59 +07:00
abd639ba9e
stlv7325: add 2.54mm headers
2023-04-07 08:21:17 +07:00
3f85e4ae62
stlv7325: add BTB connectors
2023-04-07 08:09:27 +07:00
b3e44324d1
sitlinv_stlv7325: add FMC connector
2023-04-07 07:56:27 +07:00
5067a2683f
sitlinv_stlv7325: add video HDMI, enable compressed bitstream
2023-04-07 07:31:42 +07:00
43ce24dcb3
add QMTech 5CEFA5 Cyclone V board support
2023-04-06 18:27:51 +07:00
ae3d5d599b
sqrl_fk33: Remove es1 workaround now that recent version of Vivado support it non-es devices.
2023-04-04 18:11:38 +02:00
a4925d14f9
Merge pull request #488 from Icenowy/stlv7325-s7pll
...
sitlinv_stlv7325: use S7PLL instead of S7MMCM for system clock
2023-04-04 08:22:16 +02:00
1b9a74bf08
targets/nexys-video: simplify sata configuration
...
Make nexys-video SATA configuration similar to the way it is supported
on the majority of other SATA-capable targets.
Signed-off-by: Gabriel Somlo <gsomlo@gmail.com>
2023-04-03 12:28:12 -04:00
b1107e94d4
sitlinv_stlv7325: use S7PLL instead of S7MMCM for system clock
...
As we do not need fine phase tweaking for the main system clock, use
S7PLL instead of S7MMCM to allow higher VCO frequency and more flexible
sys_clk_freq.
Signed-off-by: Icenowy Zheng <uwu@icenowy.me>
2023-04-03 16:45:13 +08:00
e11d40a249
Merge pull request #487 from ICE-V-Wireless/master
...
Add PMOD registrations to ICE-V Wireless
2023-04-02 11:44:02 +02:00
5de47baa44
Add PMOD registrations to ICE-V Wireless
...
Signed-off-by: Michael Welling <mwelling@ieee.org>
2023-04-02 03:31:55 -05:00
f564f80826
terasic_deca: hdmi i2s uses 1.8V, not 3.3V
2023-04-01 08:14:09 +07:00
74c8569a5c
DDR3 RAM works on 1.5V, not 1.35V
2023-03-27 15:17:42 +07:00
40c8e62b09
use bistream compression on those large devices
2023-03-21 09:25:56 +07:00
0125ae4271
Add support for QMTech Artix7 200T FBG484 board
2023-03-20 08:21:36 +07:00
98ddb97f5e
Support QMTech XC7A75T, XC7A100T core boards
2023-03-20 07:57:58 +07:00
6b8a5d35c0
sipeed_tang_nano_20k: support copackaged SDRAM
...
The copackaged SDRAM of GW2AR-18 QN88 package is 8MB size, 32bit DQ
width.
Add support for it.
Signed-off-by: Icenowy Zheng <uwu@icenowy.me>
2023-03-13 17:11:06 +08:00
291c43b898
sipeed_tang_nano_20k: new board
...
This board uses Gowin GW2AR series chip (which is GW2A with integrated
RAM).
Support for the integrated SDRAM on Tang Nano 20K is still TODO.
Note: currently when the SD card is enabled, block 0 could be correctly
read but block 1 will fail.
Signed-off-by: Icenowy Zheng <uwu@icenowy.me>
2023-03-13 16:45:25 +08:00
28a1aefc21
Update sipeed_tang_nano_9k.py
...
add pin info for _connectors
2023-03-09 17:57:39 +01:00
bf4f688164
targets/pcie: Update Xilinx S7 constraints.
2023-03-06 12:20:34 +01:00
1df46d1571
platforms/sipeed_tang_nano_9k: Review SPI RGB LCD addition.
2023-03-06 09:03:12 +01:00
8d35591f47
Update sipeed_tang_nano_9k.py
...
add SPI-Interface for the 1.14inch LCD
2023-03-04 15:25:59 +01:00
943cf2636f
platforms/sipeed_tang_primer_20k: Add checkme on leds IOstandard.
2023-03-02 12:14:04 +01:00
c9a0f5f50b
targets/sipeed_tang_primer_20: Ethernet/Etherbone working.
...
Test:
./sipeed_tang_primer_20k.py --cpu-type=serv --with-etherbone --build --load
ping 192.168.1.50
2023-03-02 12:02:58 +01:00
4a724d9d2d
targets/sipeed_tang_primer_20k/hdmi: Remove pn_swap on data lines that is no longer required.
2023-03-02 11:44:14 +01:00
9e73ba53ea
platforms/sipeed_tang_primer_20k: Update hdmi pins to official dock version and fix compilation.
...
Test:
./sipeed_tang_primer_20k.py --cpu-type=serv --with-video-terminal --build --load
Working.
2023-03-02 11:39:41 +01:00
47659835b0
platforms: Switch US/USP platforms to XilinxUS/USPPlatform.
...
We were still using Xilinx7SeriesPlatform.
2023-03-01 09:37:55 +01:00
8a6f0bd94f
opalkelly_xem8320: Review and update to recent LiteX changes.
2023-03-01 09:16:51 +01:00
e20391d366
Basic SoC for Opal Kelly XEM8320
2023-02-28 13:19:12 -07:00
f400179b5b
targets: Import all from litex.gen on all targets.
2023-02-23 09:09:33 +01:00
2eb7419678
targets/machdyne: Switch to LiteXModule for consistency with other targets.
2023-02-23 09:07:06 +01:00
33cfe59614
add pullups for kopflos ethernet
2023-02-22 08:00:58 +01:00
bd20b31a5c
add support for machdyne kopflos board
2023-02-21 11:18:22 +01:00
b1df2c0f85
Add initial support for the ICE-V wireless
...
Signed-off-by: Michael Welling <mwelling@ieee.org>
2023-02-19 00:00:07 -06:00
7b716e4899
antmicro_sdi_mipi_video_converter: Cleanup/Update to new LiteX conventions.
2023-02-16 09:02:14 +01:00
fe2be83feb
Merge pull request #473 from antmicro/crosslink-nx-zephyr
...
Add support for SDI-MIPI Video Converter
2023-02-16 08:49:04 +01:00
857166e455
xilinx_alveo_u200: Add missing copyrights.
2023-02-16 08:45:34 +01:00
adf8b8c5df
Merge pull request #472 from vietthanh85/xilinx_alveo_u200
...
Add support for Xilinx Alveo U200
2023-02-16 08:42:21 +01:00
31d718749a
Add copyrights
2023-02-15 12:37:33 +01:00
70f2fd6368
Fix format
2023-02-15 12:37:33 +01:00
0c774a906d
Add clk12 to platform
2023-02-15 12:37:33 +01:00
01abbc0d50
Replace deprecated register_mem with add_slave
2023-02-15 12:37:33 +01:00
934e031dca
Fix imports
2023-02-15 12:37:33 +01:00
223a69cf91
Add platform and target files for Antmicro's sdi mipi video converter board
...
Signed-off-by: Tomasz Michalak <tmichalak@antmicro.com>
2023-02-15 12:37:33 +01:00
ec7a5c4c0b
Correct DDR4 IO Banks of Xilinx Alveo U200
2023-02-14 06:40:12 +07:00
fdffeb8474
radiona_ulx4m_ld_v2: Do a first review/cleanup path.
2023-02-13 16:11:32 +01:00
8c9ea15d0a
Update radiona_ulx4m_ld_v2.py
2023-02-13 12:08:38 +01:00
404fefaab1
changing filename to radiona
2023-02-13 12:06:04 +01:00
99db2ae60d
Delete ulx4m_ld_v2.py
2023-02-13 11:48:51 +01:00
57c9cff39e
Update radiona_ulx4m_ld_v2.py
2023-02-13 11:45:48 +01:00
9320ae8b74
Fixing platform file
2023-02-13 11:44:59 +01:00
f7822b7dc7
Adding target to files
2023-02-13 11:40:43 +01:00
a3815efccb
Adding radiona ULX4M-LD-V2
2023-02-11 16:57:34 +01:00
a354f04143
avoid undefined clocks by moving the derive*-statements to start of the additional constraints list
2023-02-09 15:58:41 +01:00
b8abdf1b39
targets/digilent_arty: Add arguments for XDAC and DNA.
...
Avoid specific checks for Vivado toolchain (Now handled by user for f4pga toolchain)
and fix linux-on-litex-vexriscv build.
2023-01-23 08:55:10 +01:00
b9874685a5
gadgetfactory_papilio_pro: Cosmetic cleanups.
2023-01-17 15:43:12 +01:00
ec4d203eb6
Merge pull request #471 from Acathla-fr/papilio
...
Target/Platform Papilio Pro added (with Arcade MegaWing)
2023-01-17 11:21:27 +01:00
801008f5ad
Merge pull request #469 from hansfbaier/hpcstore-rename
...
HPC FPGA Store on AliExpress renamed itself to SITLINV
2023-01-17 11:20:19 +01:00
3b36e576ba
Add support for Xilinx Alveo U200
2023-01-17 06:44:21 +07:00
05ef1ee09e
Target/Platform Papilio Pro added (with Arcade MegaWing)
2023-01-16 13:41:24 +01:00
55fcb4cd47
xilinx_alveo_u2x0: Improve indentation on DRAMs.
2023-01-16 09:34:59 +01:00
be77f82720
platforms/xilinx_alveo_u250: Fix dram numbering.
2023-01-16 09:31:23 +01:00
e02f64a7db
platforms/gsd_butterstick: Fix copyright.
2023-01-16 08:41:10 +01:00
59a897e2dd
gsd_butterstick: Add missing pin defs
2023-01-16 17:32:39 +10:30
c0773ed9b9
HPC FPGA Store on AliExpress renamed itself to SITLINV
2023-01-16 11:31:35 +07:00
36a4100c8b
ocp_timecard: Add DDR3 SDRAM support.
2023-01-13 12:41:34 +01:00
3ca298ba42
ocp_tap_timecard: Add TODO on SMAs.
2023-01-13 11:51:09 +01:00
c753bf7fc1
ocp_tap_timecard: Fix GTPE2 location.
2023-01-13 11:47:52 +01:00
8b0d4787c7
ocp_tap_timecard: Fix CI.
2023-01-13 10:55:07 +01:00
1e35d78512
ocp_tap_timecard: Add initial SMAIOs peripherals to allow using SMA over PCIe DMA or also with direct (and slow) control/visualization with CSR registers.
2023-01-13 10:08:44 +01:00
fc7154a632
ocp_tap_timecard: Add Leds/I2C/PMOD/GPS/SMAs IOs.
2023-01-13 09:14:05 +01:00
a0fd3e7536
Add initial OCP-TAP TimeCard support with PCIe/SPIFlash/Leds/Buttons/DNA/XADC (Compiles but untested).
2023-01-12 18:50:23 +01:00
7a911b8ff6
Allow building digilent_arty using f4pga
...
Only use XADC() and DNA() functions if vivado is the current toolchain.
2023-01-06 16:09:56 -06:00
764f64ff1e
nx_vip: Add missing 'origin' to SRAM SocRegions
...
Signed-off-by: gatecat <gatecat@ds0.me>
2023-01-04 12:02:11 +01:00
f5643e7c78
machdyne: Fix LiteDRAM PHYs imports (QuarterRateGENSDRPHY not already working?/integrated).
2023-01-01 21:35:51 +01:00
563ccbd8cf
Merge pull request #464 from machdyne/master
...
initial support for machdyne konfekt and noir
2023-01-01 16:12:51 +01:00
5de6865cbe
Merge pull request #463 from stone3311/master
...
terasic_deca: add SPI SD card support
2023-01-01 16:10:30 +01:00
fec82c59e2
remove konfekt ethernet option
2022-12-30 17:36:52 +01:00
f0dc9a6874
initial support for machdyne konfekt and noir
2022-12-30 17:00:35 +01:00
6cfb56bb07
terasic_deca: add SPI SD card support
2022-12-28 02:13:06 +01:00
57845d1ca4
Correct pinout and IOStandard
...
Correct connector pinout
Correct pinout for ETH
LED IOStandard set to LVCMOS33
BTN[0] IOStandard set to LVCMOS33
Changes are made based on Tang_primer_20K_3690 and Tang_Primer_20K-Dock_3709 schemes.
2022-12-22 18:30:36 +03:00
4e06e5ff9c
targets/xilinx_zybo_z7: adding missing variant parameter to the platform
2022-12-14 07:47:09 +01:00
a92fdffb35
platforms/digilent_zybo_z7: reorder _io_x & _connectors_x, init cleanup
2022-12-12 22:17:39 +01:00
d28894a4b3
Reintroduce original Zybo + HDMI addition ( #461 )
...
* Reintroduce original Zybo support
* Reintroduce original zybo, add HDMI + fixes for Z7
2022-12-12 22:05:47 +01:00
12db52471d
targets/jungle_electronics_fireant: Update SPIFlash (Make it similar to other boards with BIOS in SPIFlash).
2022-12-08 08:37:13 +01:00
c05ce32c8a
Merge pull request #458 from trabucayre/arty_s7_tcl_config
...
Arty z7 tcl config
2022-12-08 08:31:22 +01:00
71f1e1976b
Merge pull request #459 from tcal-x/icebitsy-ledchaser
...
Add LedChaser to iCEBreaker-bitsy.
2022-12-06 09:05:37 +01:00
25c40ddda7
add gpio to board
2022-12-05 21:38:56 -03:00
6e205be83b
Add LedChaser to iCEBreaker-bitsy.
...
Signed-off-by: Tim Callahan <tcal@google.com>
2022-12-04 17:58:20 -08:00
a889321535
targets/digilent_arty_z7: adding note to load gateware and bios
2022-12-03 16:54:52 +01:00
e71e3ab3ec
platforms,targets/digilent_arty_z7: use a dict for PS config instead of fetching file configuration
2022-12-03 16:54:39 +01:00
d0d90e9eef
Merge branch 'litex-hub:master' into master
2022-11-29 15:25:41 -03:00
Florent Kermarrec
Mark1626
Ilya Ostrovskiy
Hans Baier
Gabriel Somlo
Arne Jansen
Chen
Charles-Henri Mousset
Lukas F. Hartmann
offNaria
594rk
Do Viet Thanh
Richard Tucker
Icenowy Zheng
Michael Welling
Marco
AEW2015
inc
Antoni Pokusinski
Tomasz Michalak
Goran Mahovlic
MV
Fabien
Greg Davill
Luc Lagarde
gatecat
stone3311
jiv4ik
Gwenhael Goavec-Merou
JoyBed
Guilherme Salustiano
Tim Callahan
Guilherme Salustiano