Hardware/litex-boards
1
0
Fork 0
mirror of https://github.com/litex-hub/litex-boards.git synced 2025-01-03 03:43:36 -05:00
Code Issues Projects Releases Packages Wiki Activity
1996 commits 9 branches 14 tags 12 MiB
Commit graph

1162 commits

Author SHA1 Message Date
Josuah Demangeon
a5a6a313cc targets/lattice_crosslink_nx_evn: add main_ram section for firmware 
This takes the values from the Antmicro SDI MIPI converter as a model
and is enough to run a Zephyr hello world, but not seemingly enough for
a the Zephyr Shell sample.

Related: https://github.com/litex-hub/zephyr-on-litex-vexriscv/pull/13
 2023-08-18 19:56:58 +02:00
Icenowy Zheng
ebfb9b8e01 sipeed_tang_mega_138k: new board 
Signed-off-by: Icenowy Zheng <uwu@icenowy.me>
 2023-08-15 16:33:13 +08:00
Josuah Demangeon
2e5c6eb7a7 platforms/crosslink_nx_evn: add SPI flash support 2023-08-11 16:46:52 +02:00
Josuah Demangeon
1a46bcce5e targets/lattice_crosslink_nx_evn: fix arguments in flash programming 2023-08-10 14:39:01 +02:00
Josuah Demangeon
3c0b6956cc platforms/crosslink_nx_evn: Fix 5412d0e always disabling uartbone 
Also fix a warning about register_mem being deprecated, taking
inspiration from platforms/crosslink_nx_vip
 2023-08-09 18:07:13 +02:00
Josuah Demangeon
8172a304b3 platforms/crosslink_nx_evn: allow use of OpenOCD 2023-08-08 23:25:41 +02:00
enjoy-digital
3903cdee92
Merge pull request #517 from bayi/master 
Digilent CMOD A7 ISSIRAM fix
 2023-08-08 19:29:32 +02:00
Bayi
4362cb23a1
Fix Digilent Cmod A7 ISSIRAM reading 2023-08-05 19:56:32 +02:00
Bayi
a6b025f7f3
Fix Digilent Cmod A7 ISSIRAM reading 2023-08-05 19:56:15 +02:00
Josuah Demangeon
5412d0e0e9 platforms/crosslink_nx_evn: allow use of UARTBone 
This goes along a small resistor jumper modification and firmware flashing like
it is for the ECP5 board. A warning message is added as the default serial might
be affected (--serial serial by default). The FTDI modification software used
for the ECP5 seems to be requried and matching.

This can be tested this way:
targets/lattice_crosslink_nx_evn.py --csr-csv=csr.csv --toolchain=oxide --programmer=openocd --uart-name crossover+uartbone --build --load
litex_server --uart --uart-port /dev/ttyUSB1
litex_cli --regs
 2023-08-04 20:47:32 +02:00
Florent Kermarrec
efc15a91a9 global: Use new WaitTimer integrated cast to int. 2023-08-01 14:56:35 +02:00
Josuah Demangeon
cbcf6df26f lattice_ecp5_evn: add_jtagbone flag 
This follows https://github.com/enjoy-digital/litex/pull/1087 which
allows using the built-in JTAG for both the FPGA programming and the
internal core of the FPGA.
 2023-07-31 13:53:24 +02:00
Florent Kermarrec
2d3b81a532 efinix_trion_t120_bga576: Add Ethernet through RGMII PMOD and switch to it. 
See https://github.com/enjoy-digital/liteeth/issues/66#issuecomment-859366899 for the PMOD.
 2023-07-27 11:52:40 +02:00
Florent Kermarrec
c1088befe5 targets/CRG: Add rst signal when missing. 
Allow properly reseting the PLL from the SoC.
 2023-07-26 16:56:27 +02:00
Florent Kermarrec
ce121663ff targets/uartbone: Update with LiteX change. 2023-07-20 15:42:47 +02:00
Florent Kermarrec
18a3909a9c global: Switch to litex.gen.genlib.misc. 2023-07-06 22:11:45 +02:00
Florent Kermarrec
67be3ab677 targets: +x on alchitry_cu and vcu128. 2023-07-06 13:29:35 +02:00
Mark1626
e9335cd67a
Fix pins in Alchitry Cu platform, add target for Alchitry Cu 2023-06-27 21:35:55 +05:30
Florent Kermarrec
58805f037c avnet_aesku40: Expose ethernet/etherbone parameters. 
To be able to test more easily usrgmii build.
 2023-06-13 09:26:07 +02:00
Ilya Ostrovskiy
4705a0274e
Support SPI Flash in Colorlight 5A-75x 2023-06-09 13:43:34 -04:00
Hans Baier
765ee1a3ce sitlinv_stlv7325_v2: VCCIO jumper default factory setting is 3.3V 2023-06-07 10:12:55 +07:00
Florent Kermarrec
8a263c18f2 sitlinv_stlv7325: Rename to v1 and update VCCIO to fix --with-pcie generation. 2023-05-30 10:39:20 +02:00
Chen
2ae2dfa6a3
Add vcu128 target (#497) 
Add initial VCU128 support.
 2023-05-25 22:25:44 +02:00
Florent Kermarrec
e59d75f593 qmtech_xc7k325t: Fix build/CI. 2023-05-12 12:19:16 +02:00
Florent Kermarrec
ca6b607255 targets/qmtech: Add missing +x. 2023-05-12 12:09:20 +02:00
Hans Baier
550bc0eee5 add QMTech XC7K325T board, add seven segment display to daughterboard 2023-05-08 11:51:51 +07:00
Hans Baier
187080228c add qmtech_xc7l325t 2023-05-08 05:17:35 +07:00
Florent Kermarrec
d33cf1a74c mnt_rkx7: Cosmetic cleanups. 2023-05-05 09:48:06 +02:00
Florent Kermarrec
c05c494a82 targets/mnt_rkx7/usb_ohci: Use SoC.bus if SoC does not have a DMA bus. 2023-05-05 09:43:19 +02:00
enjoy-digital
6144966d24
Merge pull request #501 from mntmn/master 
mnt_rkx7: RGB and USB fix, add HDMI terminal
 2023-05-05 09:37:40 +02:00
enjoy-digital
9c222454cc
Merge pull request #503 from chmousset/add_colorlight_i5a-907 
Add colorlight i5a 907
 2023-05-03 09:50:26 +02:00
Gabriel Somlo
2bff2d4260 target/stlv7325-v2: tune eth phy delay 2023-05-01 09:28:03 -04:00
Charles-Henri Mousset
31c680abf8
[enh] added option for uartbone 2023-04-30 09:42:31 +02:00
Charles-Henri Mousset
874532871f
[enh] taking advantage of pins directly connected 2023-04-30 09:24:49 +02:00
Charles-Henri Mousset
1202c387bf
[init] added colorlight i5a-907 support 2023-04-30 09:24:46 +02:00
Charles-Henri Mousset
fd5511f3fd
[fix] add pmod uart in default config 2023-04-30 09:24:15 +02:00
Charles-Henri Mousset
f5dfdf9abf
[enh] added doc about JTAG and ext. board 2023-04-29 19:39:51 +02:00
Charles-Henri Mousset
322cc5d45b
[init] added colorlight i9+ based on XC7A50 FPGA 2023-04-29 18:36:35 +02:00
Gabriel Somlo
1f6e7f36a5 target/stlv7325-v2: fix typo in eth phy delay 2023-04-28 16:56:37 -04:00
Gabriel Somlo
1185ff51f1 Initial support for STLV7325 (v2) Kintex-7 board. 
This is the 2nd (2023) version of the board sold through
https://www.aliexpress.us/item/3256801088848039.html

Signed-off-by: Gabriel Somlo <gsomlo@gmail.com>
 2023-04-28 10:24:21 -04:00
Lukas F. Hartmann
a9e3e3c050 Merge branch 'master' of https://github.com/litex-hub/litex-boards 2023-04-25 20:29:11 +02:00
Lukas F. Hartmann
17a5d3c130 mnt_rkx7: add HDMI terminal, default USB to true 2023-04-25 20:27:29 +02:00
offNaria
68bfb325a5
Fix Memory test failure of Alveo U250 2023-04-24 17:35:58 +09:00
Do Viet Thanh
340da5393c Fix Memory initialization of Alveo U200 failed #1606 2023-04-17 18:59:50 +07:00
Richard Tucker
2ed66317c7 efinix_xyloni_dev_kit: fix build error 2023-04-14 22:31:21 +10:00
Hans Baier
c7077880b9 copyright notices on enclustra 2023-04-11 10:29:52 +07:00
Hans Baier
ed947d1b55 enclustra: add baseboard ST1 2023-04-11 10:29:44 +07:00
enjoy-digital
a8eb0b20c1
Merge pull request #491 from hansfbaier/stlv7325-hdmi 
STL7325: Add Video, and connectors (FMC, BTB, 2.54mm)
 2023-04-07 09:06:55 +02:00
Hans Baier
2f13decc49 stlv7325: make VCCIO configurable 2023-04-07 09:27:03 +07:00
Hans Baier
566a753dd3 stlv7325: S7PLL is enough 2023-04-07 08:45:06 +07:00
Hans Baier
7c99f0758d stlv7325: fix video args 2023-04-07 08:35:49 +07:00
Hans Baier
66cbd27bbf stlv7325: fix video PHY 2023-04-07 08:25:59 +07:00
Hans Baier
5067a2683f sitlinv_stlv7325: add video HDMI, enable compressed bitstream 2023-04-07 07:31:42 +07:00
Hans Baier
43ce24dcb3 add QMTech 5CEFA5 Cyclone V board support 2023-04-06 18:27:51 +07:00
enjoy-digital
a4925d14f9
Merge pull request #488 from Icenowy/stlv7325-s7pll 
sitlinv_stlv7325: use S7PLL instead of S7MMCM for system clock
 2023-04-04 08:22:16 +02:00
Gabriel Somlo
1b9a74bf08 targets/nexys-video: simplify sata configuration 
Make nexys-video SATA configuration similar to the way it is supported
on the majority of other SATA-capable targets.

Signed-off-by: Gabriel Somlo <gsomlo@gmail.com>
 2023-04-03 12:28:12 -04:00
Icenowy Zheng
b1107e94d4 sitlinv_stlv7325: use S7PLL instead of S7MMCM for system clock 
As we do not need fine phase tweaking for the main system clock, use
S7PLL instead of S7MMCM to allow higher VCO frequency and more flexible
sys_clk_freq.

Signed-off-by: Icenowy Zheng <uwu@icenowy.me>
 2023-04-03 16:45:13 +08:00
Hans Baier
0125ae4271 Add support for QMTech Artix7 200T FBG484 board 2023-03-20 08:21:36 +07:00
Hans Baier
98ddb97f5e Support QMTech XC7A75T, XC7A100T core boards 2023-03-20 07:57:58 +07:00
Icenowy Zheng
6b8a5d35c0 sipeed_tang_nano_20k: support copackaged SDRAM 
The copackaged SDRAM of GW2AR-18 QN88 package is 8MB size, 32bit DQ
width.

Add support for it.

Signed-off-by: Icenowy Zheng <uwu@icenowy.me>
 2023-03-13 17:11:06 +08:00
Icenowy Zheng
291c43b898 sipeed_tang_nano_20k: new board 
This board uses Gowin GW2AR series chip (which is GW2A with integrated
RAM).

Support for the integrated SDRAM on Tang Nano 20K is still TODO.

Note: currently when the SD card is enabled, block 0 could be correctly
read but block 1 will fail.

Signed-off-by: Icenowy Zheng <uwu@icenowy.me>
 2023-03-13 16:45:25 +08:00
Florent Kermarrec
bf4f688164 targets/pcie: Update Xilinx S7 constraints. 2023-03-06 12:20:34 +01:00
Florent Kermarrec
c9a0f5f50b targets/sipeed_tang_primer_20: Ethernet/Etherbone working. 
Test:
./sipeed_tang_primer_20k.py --cpu-type=serv --with-etherbone --build --load

ping 192.168.1.50
 2023-03-02 12:02:58 +01:00
Florent Kermarrec
4a724d9d2d targets/sipeed_tang_primer_20k/hdmi: Remove pn_swap on data lines that is no longer required. 2023-03-02 11:44:14 +01:00
Florent Kermarrec
9e73ba53ea platforms/sipeed_tang_primer_20k: Update hdmi pins to official dock version and fix compilation. 
Test:
./sipeed_tang_primer_20k.py --cpu-type=serv --with-video-terminal --build --load

Working.
 2023-03-02 11:39:41 +01:00
Florent Kermarrec
8a6f0bd94f opalkelly_xem8320: Review and update to recent LiteX changes. 2023-03-01 09:16:51 +01:00
AEW2015
e20391d366 Basic SoC for Opal Kelly XEM8320 2023-02-28 13:19:12 -07:00
Florent Kermarrec
f400179b5b targets: Import all from litex.gen on all targets. 2023-02-23 09:09:33 +01:00
Florent Kermarrec
2eb7419678 targets/machdyne: Switch to LiteXModule for consistency with other targets. 2023-02-23 09:07:06 +01:00
inc
33cfe59614 add pullups for kopflos ethernet 2023-02-22 08:00:58 +01:00
inc
bd20b31a5c add support for machdyne kopflos board 2023-02-21 11:18:22 +01:00
Michael Welling
b1df2c0f85 Add initial support for the ICE-V wireless 
Signed-off-by: Michael Welling <mwelling@ieee.org>
 2023-02-19 00:00:07 -06:00
Florent Kermarrec
7b716e4899 antmicro_sdi_mipi_video_converter: Cleanup/Update to new LiteX conventions. 2023-02-16 09:02:14 +01:00
enjoy-digital
fe2be83feb
Merge pull request #473 from antmicro/crosslink-nx-zephyr 
Add support for SDI-MIPI Video Converter
 2023-02-16 08:49:04 +01:00
Florent Kermarrec
857166e455 xilinx_alveo_u200: Add missing copyrights. 2023-02-16 08:45:34 +01:00
enjoy-digital
adf8b8c5df
Merge pull request #472 from vietthanh85/xilinx_alveo_u200 
Add support for Xilinx Alveo U200
 2023-02-16 08:42:21 +01:00
Antoni Pokusinski
70f2fd6368 Fix format 2023-02-15 12:37:33 +01:00
Antoni Pokusinski
01abbc0d50 Replace deprecated register_mem with add_slave 2023-02-15 12:37:33 +01:00
Antoni Pokusinski
934e031dca Fix imports 2023-02-15 12:37:33 +01:00
Tomasz Michalak
223a69cf91 Add platform and target files for Antmicro's sdi mipi video converter board 
Signed-off-by: Tomasz Michalak <tmichalak@antmicro.com>
 2023-02-15 12:37:33 +01:00
Florent Kermarrec
fdffeb8474 radiona_ulx4m_ld_v2: Do a first review/cleanup path. 2023-02-13 16:11:32 +01:00
Goran Mahovlic
8c9ea15d0a
Update radiona_ulx4m_ld_v2.py 2023-02-13 12:08:38 +01:00
Goran Mahovlic
404fefaab1
changing filename to radiona 2023-02-13 12:06:04 +01:00
Goran Mahovlic
f7822b7dc7
Adding target to files 2023-02-13 11:40:43 +01:00
Florent Kermarrec
b8abdf1b39 targets/digilent_arty: Add arguments for XDAC and DNA. 
Avoid specific checks for Vivado toolchain (Now handled by user for f4pga toolchain)
and fix linux-on-litex-vexriscv build.
 2023-01-23 08:55:10 +01:00
Florent Kermarrec
b9874685a5 gadgetfactory_papilio_pro: Cosmetic cleanups. 2023-01-17 15:43:12 +01:00
enjoy-digital
ec4d203eb6
Merge pull request #471 from Acathla-fr/papilio 
Target/Platform Papilio Pro added (with Arcade MegaWing)
 2023-01-17 11:21:27 +01:00
enjoy-digital
801008f5ad
Merge pull request #469 from hansfbaier/hpcstore-rename 
HPC FPGA Store on AliExpress renamed itself to SITLINV
 2023-01-17 11:20:19 +01:00
Do Viet Thanh
3b36e576ba Add support for Xilinx Alveo U200 2023-01-17 06:44:21 +07:00
Fabien
05ef1ee09e Target/Platform Papilio Pro added (with Arcade MegaWing) 2023-01-16 13:41:24 +01:00
Hans Baier
c0773ed9b9 HPC FPGA Store on AliExpress renamed itself to SITLINV 2023-01-16 11:31:35 +07:00
Florent Kermarrec
36a4100c8b ocp_timecard: Add DDR3 SDRAM support. 2023-01-13 12:41:34 +01:00
Florent Kermarrec
3ca298ba42 ocp_tap_timecard: Add TODO on SMAs. 2023-01-13 11:51:09 +01:00
Florent Kermarrec
c753bf7fc1 ocp_tap_timecard: Fix GTPE2 location. 2023-01-13 11:47:52 +01:00
Florent Kermarrec
8b0d4787c7 ocp_tap_timecard: Fix CI. 2023-01-13 10:55:07 +01:00
Florent Kermarrec
1e35d78512 ocp_tap_timecard: Add initial SMAIOs peripherals to allow using SMA over PCIe DMA or also with direct (and slow) control/visualization with CSR registers. 2023-01-13 10:08:44 +01:00
Florent Kermarrec
a0fd3e7536 Add initial OCP-TAP TimeCard support with PCIe/SPIFlash/Leds/Buttons/DNA/XADC (Compiles but untested). 2023-01-12 18:50:23 +01:00
Luc Lagarde
7a911b8ff6
Allow building digilent_arty using f4pga 
Only use XADC() and DNA() functions if vivado is the current toolchain.
 2023-01-06 16:09:56 -06:00
gatecat
764f64ff1e nx_vip: Add missing 'origin' to SRAM SocRegions 
Signed-off-by: gatecat <gatecat@ds0.me>
 2023-01-04 12:02:11 +01:00
Florent Kermarrec
f5643e7c78 machdyne: Fix LiteDRAM PHYs imports (QuarterRateGENSDRPHY not already working?/integrated). 2023-01-01 21:35:51 +01:00