8ce88ee51e
Merge pull request #569 from trabucayre/olimex_gatemate_a1_evb
...
Olimex gatemate a1 evb
2024-03-05 09:38:03 +01:00
0b5727692f
litex_acorn_baseboard_mini: Fix imports.
2024-03-04 13:22:41 +01:00
e1e989acac
Olimex GateMate A1 EVB: new Board
2024-03-02 12:23:27 +01:00
85971de42e
Merge pull request #568 from hansfbaier/qmteck-k325-fix
...
Enable bitstream compression on Kintex K325T
2024-03-02 10:42:20 +01:00
e5d8f62c83
enable bitstream compression on Kintex K325T
2024-03-02 07:48:12 +07:00
8b80cc1c3a
litex_acorn_baseboard_mini: Add SATA support (Gen1 and Gen2).
2024-02-29 14:36:51 +01:00
9dd246c26e
Merge pull request #567 from trabucayre/gatemate_evb
...
adding colognechip_gatemate_evb
2024-02-28 17:35:48 +01:00
fab6bcf514
Merge pull request #566 from hansfbaier/qmteck-k325-fix
...
Qmtech k325: fix wrong button assignment
2024-02-28 17:35:04 +01:00
af09c81db6
adding colognechip_gatemate_evb
2024-02-28 17:27:21 +01:00
82c0e191a7
QMTech XC7K325T: use the buttons on the core board
2024-02-28 04:40:17 +07:00
33a0975dd7
litex_acorn_baseboard_mini: Allow configurable sys_clk_freq with Ethernet/Etherbone.
2024-02-27 12:38:08 +01:00
72ea25512b
QMTech XC7K325T: remove wrong reset button assignment
2024-02-27 15:42:38 +07:00
7bc03e5fbc
targets/litex_acorn_baseboard_mini: Make it similar to other targets and keep SoC + UART + DRAM + Ethernet.
2024-02-26 17:29:09 +01:00
aa34acc426
targets/digilent_arty: Allow --with-ethernet and --with-etherbone and remove --with-hybrid.
2024-02-26 15:56:58 +01:00
feae57e7fb
target/qmtech_kintex7_devboard: +X.
2024-02-26 15:41:09 +01:00
23313de1b4
targets: Add initial litex_acorn_baseboard_mini target from acorn_baseboard repository.
2024-02-26 12:25:15 +01:00
6d07eda3c0
targets/digilent_arty: Fix indent on with_usb.
2024-02-21 10:06:49 +01:00
68e0453677
targets/digilent_arty: Move USB integrated to BaseSoC.
2024-02-21 09:03:53 +01:00
8242ab3974
targets/digilent_arty: Add Ethernet/Etherbone Hybrid mode + USB-Host (through Machyne PMOD).
2024-02-20 19:44:10 +01:00
9c3f272f6e
platforms/lambdaconcept_ecpix5: Minor cleanup.
2024-02-09 12:20:12 +01:00
f7c7a5a7e5
Merge pull request #563 from smunaut/adi
...
Some minor updates to the ADI ADRV2CRR board
2024-02-06 16:33:53 +01:00
a6f8f0e696
Merge pull request #561 from ruurdk/qmtech
...
Add support for QMTech Kintex 7 Development board
2024-02-06 16:29:54 +01:00
b3caabcca3
di_adrv2crr_fmc: Bump PCIe to 8 lanes
...
There used to be an issue with 8 lanes litepcie USP for that board
when it was first added, but it's been solved now, so might as well
use all the available lanes
Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
2024-02-05 11:43:02 +01:00
2264df8a0a
adi_adrv2crr_fmc: Speedgrade of the PLL is -2
...
Speedgrade of the chip was updated in a previous commit, but
I forgot to update the PLL too
Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
2024-02-05 11:42:14 +01:00
66152390ba
Add support for QMTech Kintex 7 Development board
2024-02-01 16:16:01 +01:00
741082e5ee
Merge branch 'litex-hub:master' into axau15_update
2024-01-27 03:28:28 +01:00
721fa0b4b3
axau15: added more FMC+ pins and made some corrrections
2024-01-27 03:27:48 +01:00
39dc0b36a4
sipeed_tang_mega_138k: Fix build with ethernet and local/remote ip indent.
2024-01-22 13:20:07 +01:00
dbcd5bc3f5
Merge pull request #559 from racerxdl/master
...
sipeed_tang_mega_138k: Added PCIe reset and other pins from sipeed dock
2024-01-15 08:42:37 +01:00
261c61cf62
targets/sipeed_tang_nano_4k: Remove commited spiflash.o.
2024-01-14 11:24:18 +01:00
3438f74224
sipeed_tang_mega_138k: Added PCIe reset and other pins from sipeed documentation
2024-01-13 04:38:54 -03:00
926d54cb41
sipeed_tang_nano_4k: Switch to LiteX's UART and expose hyperram parameter.
2024-01-11 13:54:44 +01:00
688a020f35
sipeed_tang_meta_138k: Add gowin_ae350 CPU initial support.
...
./sipeed_tang_mega_138k.py --cpu-type=gowin_ae350 --build --flash
__ _ __ _ __
/ / (_) /____ | |/_/
/ /__/ / __/ -_)> <
/____/_/\__/\__/_/|_|
Build your hardware, easily!
(c) Copyright 2012-2024 Enjoy-Digital
(c) Copyright 2007-2015 M-Labs
BIOS built on Jan 11 2024 12:37:50
BIOS CRC passed (0efaefbe)
LiteX git sha1: e689aab1
--=============== SoC ==================--
CPU: Gowin AE350 @ 800MHz
BUS: WISHBONE 32-bit @ 4GiB
CSR: 32-bit data
ROM: 128.0KiB
SRAM: 8.0KiB
--============== Boot ==================--
Booting from serial...
Press Q or ESC to abort boot completely.
sL5DdSMmkekro
Timeout
No boot medium found
--============= Console ================--
litex> ident
Ident: LiteX SoC on Tang Mega 138K 2024-01-11 12:37:47
2024-01-11 13:17:05 +01:00
29143a89f8
platforms/sipeed_tang_mega_138k: adding some resources/connectors definition (SPI flash, Buttons, SDRAM connector)
2024-01-10 10:37:01 +01:00
52f9f0f107
Merge pull request #555 from machdyne/master
...
add support for minze board
2024-01-07 08:10:51 +01:00
52aeec00d7
sipeed_tang_nano_4k: Remove note since openFPGALoader regression has been fixed.
2024-01-04 18:29:31 +01:00
c0a98a6b9d
targets/sipeed_tang_nano_4k: Directly integrate flashing of EMCU flash.
...
Ex to build/flash bitstream + firmware with EMCU:
./sipeed_tang_nano_4k.py --cpu-type=gowin_emcu --build --flash
2024-01-03 13:07:44 +01:00
55ade3b2df
sipeed_tang_nano_4k: Minor cleanup/add comments.
2024-01-02 13:42:56 +01:00
fd59d954ba
add support for minze board
2023-12-29 06:01:59 +01:00
982038508e
alinx_axau15/PCIe: Switch to Gen3/128-bit for now (configuration used on others Ultrascale+ Gen3 X4 boards).
2023-12-28 19:56:52 +01:00
e229d1a0b6
alinx_axau15: First review/cleanup pass and fix missing INTERNAL_VREF on bank 66.
2023-12-28 19:48:50 +01:00
b340d9e5e7
Merge pull request #550 from Johnsel/master
...
alinx_axau15: Added new Alinx Artix US+ board
2023-12-28 19:24:14 +01:00
754b6d2427
add support for mozart ml1
2023-12-19 22:18:21 +01:00
e8bc9fa81d
targets/sipeed_tang_nano_4k: adding description to write Gowin EMCU firmware
2023-12-14 13:24:57 +01:00
4166a94a1f
prog/openocd_ecpix5.cfg: refresh/fix
2023-12-13 18:34:02 +01:00
2c2b3e318a
Fixed pinout and first steps adding PCIe support
2023-12-12 15:44:51 +01:00
ab60d91138
alinx_axau15: Fixed minor clock and sdcard reference issues
2023-12-05 21:14:57 +01:00
7be052911b
alinx_axau15: Added new Alinx Artix US+ board
2023-12-05 20:45:57 +01:00
ba86121ea9
platforms/efinix_trion_t120_bga576_dev_kit: P2/P3 description
2023-11-14 19:27:59 +01:00
6333fbe724
targets/siglent_sds1104xe: Update with new LiteX Ethernet/Etherbone integration.
2023-11-13 09:02:09 +01:00
1969b4f6d3
siglent_sds1104xe: Update Ethernet/Etherbone integration.
2023-11-10 18:58:42 +01:00
0ee5fedb63
platforms/sipeed_tang_mega_138k: move RGMII Ethernet to dock_io
2023-11-10 07:41:09 +01:00
fd36608438
sipeed_tang_mega_138k: fix pins DRIVE, remove a[15], fix memory model
2023-11-10 07:39:19 +01:00
17a0152ef9
Merge pull request #547 from trabucayre/tangMega138k
...
Tang mega138k
2023-11-09 11:56:58 +01:00
4ff1362e5b
targets,platforms/sipeed_tang_mega_138k: fix copyright
2023-11-09 11:55:35 +01:00
8e3dc21ce5
aliexpress_xc7k70t: Review/Cleanup.
...
- Cosmetic cleanups in platform.
- Add clk50 constraint.
- Remove JTAGBone specific support since now directly handled by LiteX.
2023-11-09 08:26:06 +01:00
69ee48d421
Add AliExpress Kintex XC7K70T board
2023-11-09 10:34:18 +07:00
2c52ce0c47
targets/sipeed_tang_mega_138k: fix SDRAM (requires Mister XSDS v3.0 extension)
2023-11-08 07:13:28 +01:00
e9f53685fe
targets/sipeed_tang_mega_138k: DDR3 support (not working)
2023-11-08 07:00:24 +01:00
8c3ac2f114
platforms/sipeed_tang_mega_138k: DDR3 IOs
2023-11-08 07:00:18 +01:00
d4e73fd389
platforms/sipeed_tang_mega_138k: fix sdram_connector pinout and move to _dock_io
2023-11-08 07:00:01 +01:00
bc74eeca78
targets/digilent_nexys_video: Use reset_buf on sys_clk's create_clkout to improve timings and demonstrate use.
2023-11-07 13:22:30 +01:00
c7ad9adacb
terasic_de2_115: Cosmetic cleanup.
2023-11-06 19:21:53 +01:00
d8228c2c0f
Merge pull request #544 from madprogrammer/master
...
Improve terasic_de2_115 target support
2023-11-06 19:17:54 +01:00
e23ac0251a
targets/sipeed_tang_mega_138k: HDMI support
2023-11-05 16:36:59 +01:00
e90c08cb30
platforms/sipeed_tang_mega_138k: adding dock io and DVI RX/TX
2023-11-05 16:26:33 +01:00
e9fd7433a6
platforms/sipeed_tang_mega_138k: adding module connectors
2023-11-05 16:25:38 +01:00
e9f26e1729
platforms/sipeed_tang_mega_138k: swapping serial pins
2023-11-05 16:23:59 +01:00
8792dd8e53
target/analog_pocket: Remove debug (Will be investigated externally).
2023-10-27 15:32:36 +02:00
554cdaab73
Merge pull request #541 from hansfbaier/master
...
QMTech boards: make Artix7 bitstream/platform commands conditional on toolchain
2023-10-24 08:41:31 +02:00
57a345cc75
tidy QMTech 7series boards, add missing bistream compression
2023-10-24 08:26:35 +07:00
ce951589d1
improve terasic_de2_115 target support
2023-10-23 21:15:00 +03:00
0d560bc240
targets/siglent_sds1104xe: Review.
2023-10-23 19:25:12 +02:00
71d8b17fff
Merge pull request #543 from trabucayre/siglent_sds1104xe_etherbone
...
targets/siglent_sds1104xe: simplify etherbone by using new etherbone's params to specify hybrid mode
2023-10-23 19:20:32 +02:00
26d112b094
targets/siglent_sds1104xe: simplify etherbone by using new etherbone's params to specify hybrid mode
2023-10-23 19:07:37 +02:00
afbf9eb8c9
target/xxx: remove with-uartbone, add_uartbone and deal with case where uartbone is required inconditionnally
2023-10-23 17:43:13 +02:00
a6f3c5276e
target/xxx: remove with-jtagbone, add_jtagbone and deal with case where jtagbone is required inconditionnally
2023-10-23 17:16:57 +02:00
41351a845a
Merge pull request #526 from Chandler-Kluser/master
...
Added QMTECH RP2040 Daughterboard
2023-10-23 11:23:44 +02:00
5f694166ce
platforms/sipeed_tang_primer_25k: swap UART TX & RX, fix TX pin (J1:20 -> J1:21)
2023-10-19 06:26:10 +02:00
a4fc45bba6
targets/efinix_titanium_ti60_f225_dev_kit: adding jtagbone support (`litex_server --jtag --jtag-config openocd_titanium_ft4232.cfg`)
2023-10-18 09:11:54 +02:00
eae62a60ac
target/analog_pocket: Fix.
2023-10-17 21:40:46 +02:00
dcf6db905a
prog/openocd_titanium_ft4232: openocd config file for efinix titanium (litex_server / jtag)
2023-10-17 18:34:51 +02:00
cc19078650
targets/analog_pocket: Disable debug for CI.
2023-10-17 15:23:58 +02:00
f86ba2dea0
targets/analog_pocket: Add debug code for framebuffer (wip).
2023-10-17 13:18:07 +02:00
9ae224a2a7
sipeed_tang_primer_25k: new board
2023-10-17 07:45:40 +02:00
3a75f6cf79
Merge pull request #537 from rniwase/master
...
xilinx_zcu102: Add pin definitions for DDR4 SDRAM and FMC connectors, add litedram to the target.
2023-10-14 20:14:53 +02:00
9fb388407a
targets/xilinx_zcu102: Add litedram to the target.
2023-10-14 00:00:26 +09:00
842819d832
platforms/xilinx_zcu102: Add pin definitions for DDR4 SDRAM and FMC connectors.
2023-10-13 23:53:10 +09:00
e0e8600db4
fix help text
2023-10-12 11:21:20 -04:00
ec2f9480b8
targets/analog_pocket: Fix indent on videophy/cores.
2023-10-09 11:59:32 +02:00
6386f290e9
targets/analog_pocket: Add --video-colorbars/video-terminal/video-framebuffer arguments.
2023-10-09 10:59:15 +02:00
dec25b7ce9
targets/analog_pocket: Add initial Video support.
...
From https://github.com/tpwrules/pocket_linux .
2023-10-09 10:14:00 +02:00
371234b369
platforms/analog_pocket: Add Video Scaler pins definitions and output_term/current strength on SDRAM pins.
...
From https://github.com/tpwrules/pocket_linux .
2023-10-09 10:12:38 +02:00
7359a331eb
analog_pocket: Add 1:2 (HalfRate) SDRAM support.
2023-10-06 19:25:42 +02:00
d00810c983
sds1104xe: Fix typo.
2023-10-06 19:25:22 +02:00
149ed9630c
platforms/ocp_tap_timecard: Add with_multiboot parameter to enable/disable multiboot images generation.
...
Generating multiboot images is not very fast, disabling it for quick P&R iterations can be useful.
2023-10-03 19:03:42 +02:00
aa853d5a48
platforms/efinix_trion_t20_bga256_dev_kit: CON4 cleanup
2023-10-02 19:19:50 +02:00
bc6f6d869e
platforms/efinix_trion_t20_bga256_dev_kit: CON3 (LVDS RX) / CON4 (LVDS TX)
2023-10-02 18:51:53 +02:00
3d7a1dd152
analog_pocket: +x.
2023-10-02 16:20:09 +02:00
6f0cd56109
update to match zcu102 constraint spec
2023-09-28 11:11:21 +02:00
fd6aee0250
targets/sqrl_acorn: Drive pcie_clkreq_n (Thanks @myftptoyman).
2023-09-27 11:06:50 +02:00
928c1a2539
platforms/sipeed_tang_mega_138k: Fix default_clk_name/period.
2023-09-26 21:07:21 +02:00
29018a8382
Merge pull request #523 from Icenowy/tangmega138k
...
[RFC] sipeed_tang_mega_138k: new board
2023-09-26 19:12:44 +02:00
5f8ac853b1
Resolve High Density bank IOStandard error
...
This resolves the following error during `build` on Vivado 2023.1:
```ERROR: [DRC BIVB-1] Bank IO standard Support: Bank 47 has incompatible IO(s) because: The LVDS I/O standard is not supported for banks of type High Density. Move the following ports or change their properties:
clk125_p```
2023-09-25 12:50:30 +02:00
1fb317840f
platforms/ocp_tap_timecard: Add clk10 and som_led.
2023-09-22 08:33:04 +02:00
c14d66cb6b
analog_pocket: Add Serial (to fix CI) and add to board list.
2023-09-21 10:11:55 +02:00
3df677cfeb
Add initial Analog Pocket platform/target with Clk/SDRAM, able to run a simple SoC with SDRAM over JTAG-UART.
...
$ ./analog_pocket.py --uart-name=jtag_uart --build --load
$ litex_term jtag --jtag-config=openocd_usb_blaster.cfg
__ _ __ _ __
/ / (_) /____ | |/_/
/ /__/ / __/ -_)> <
/____/_/\__/\__/_/|_|
Build your hardware, easily!
(c) Copyright 2012-2023 Enjoy-Digital
(c) Copyright 2007-2015 M-Labs
BIOS built on Sep 21 2023 08:53:57
BIOS CRC passed (1e2b3f44)
LiteX git sha1: 7d738737
--=============== SoC ==================--
CPU: VexRiscv @ 50MHz
BUS: WISHBONE 32-bit @ 4GiB
CSR: 32-bit data
ROM: 128.0KiB
SRAM: 8.0KiB
L2: 8.0KiB
SDRAM: 64.0MiB 16-bit @ 50MT/s (CL-2 CWL-2)
MAIN-RAM: 64.0MiB
--========== Initialization ============--
Initializing SDRAM @0x40000000...
Switching SDRAM to software control.
Switching SDRAM to hardware control.
Memtest at 0x40000000 (2.0MiB)...
Write: 0x40000000-0x40200000 2.0MiB
Read: 0x40000000-0x40200000 2.0MiB
Memtest OK
Memspeed at 0x40000000 (Sequential, 2.0MiB)...
Write speed: 15.6MiB/s
Read speed: 22.1MiB/s
--============== Boot ==================--
Booting from serial...
Press Q or ESC to abort boot completely.
sL5DdSMmkekro
Timeout
No boot medium found
--============= Console ================--
litex>
2023-09-21 09:19:57 +02:00
531e13dcd6
prog: Remove too specific openocd_max10_blaster/2.cfg.
2023-09-21 09:17:00 +02:00
5064c65dac
targets: Switch to openocd_usb_blaster/2.cfg.
2023-09-21 09:16:24 +02:00
33d1569fb8
prog: Add generic openocd_usb_blaster/2 OpenOCD config files.
2023-09-21 09:15:30 +02:00
a0b7811c54
platforms/ti60_f225: Add n parameter to rgmii_ethernet_qse_ios to allow having multiple adapters.
2023-09-11 10:45:28 +02:00
c26f76e8cb
Fixed misplacement of platform file
2023-09-03 15:49:38 -03:00
632bab937e
Update qmtech_artix7_fgg676.py
2023-09-01 05:03:44 -03:00
d8b006568a
Update qmtech_artix7_fgg676.py
2023-09-01 04:53:07 -03:00
8b0c5b78ee
Added QMTECH RP2040 Daughterboard
...
Added new QMTECH Daughterboard with RP2040, which can be found in [AliExpress](https://www.aliexpress.com/item/1005005094654777.html ).
Documentation can be found [here](https://github.com/ChinaQMTECH/DB_FPGA_with_RP2040 )
2023-09-01 04:47:09 -03:00
b92c96b3a4
colorlight_i9plus: Cosmetic cleanups.
2023-08-30 17:22:11 +02:00
3471617878
Merge pull request #502 from chmousset/add_colorlight_i9plus
...
[init] added colorlight i9+ based on XC7A50 FPGA
2023-08-30 16:54:26 +02:00
c960e85d11
targets/efinix: Now rely in LiteX to automatically exclude Tristate IOs.
2023-08-30 09:59:23 +02:00
4bb064853d
targets/efinix: Update RGMII PHYs (IOs are now directly excluded in PHYs).
2023-08-30 08:56:20 +02:00
347b477b07
sipeed_tang_primer_20k: Fix DDR3 module, SoC reset and remove DDR3 debug code.
...
Now passing memtest with valid reported memory size:
__ _ __ _ __
/ / (_) /____ | |/_/
/ /__/ / __/ -_)> <
/____/_/\__/\__/_/|_|
Build your hardware, easily!
(c) Copyright 2012-2023 Enjoy-Digital
(c) Copyright 2007-2015 M-Labs
BIOS CRC passed (d32a9529)
LiteX git sha1: 85dadb82
--=============== SoC ==================--
CPU: VexRiscv SMP-LINUX @ 48MHz
BUS: WISHBONE 32-bit @ 4GiB
CSR: 32-bit data
ROM: 64.0KiB
SRAM: 6.0KiB
L2: 512B
SDRAM: 128.0MiB 16-bit @ 192MT/s (CL-6 CWL-5)
MAIN-RAM: 128.0MiB
--========== Initialization ============--
Initializing SDRAM @0x40000000...
Switching SDRAM to software control.
Read leveling:
m0, b00: |00000000| delays: -
m0, b01: |00000000| delays: -
m0, b02: |01100000| delays: 01+-00
m0, b03: |00000000| delays: -
best: m0, b02 delays: 01+-00
m1, b00: |00000000| delays: -
m1, b01: |00000000| delays: -
m1, b02: |01100000| delays: 01+-00
m1, b03: |00000000| delays: -
best: m1, b02 delays: 01+-00
Switching SDRAM to hardware control.
Memtest at 0x40000000 (2.0MiB)...
Write: 0x40000000-0x40200000 2.0MiB
Read: 0x40000000-0x40200000 2.0MiB
Memtest OK
Memspeed at 0x40000000 (Sequential, 2.0MiB)...
Write speed: 11.7MiB/s
Read speed: 17.4MiB/s
2023-08-29 16:50:17 +02:00
4862d0667c
Merge pull request #515 from josuah/crosslink_nx_openocd
...
Allow use of OpenOCD for the Crosslink-NX
2023-08-28 16:35:20 +02:00
232e829b8f
Merge branch 'master' into crosslink_nx_main_ram
2023-08-28 16:34:27 +02:00
a9ecbffe8f
Merge pull request #520 from josuah/crosslink_nx_prog_flash
...
targets/lattice_crosslink_nx_evn: fix arguments in flash programming
2023-08-28 16:33:23 +02:00
2c3d77b5be
Merge branch 'master' into crosslink_nx_spi_flash
2023-08-28 16:32:37 +02:00
efb76133be
Merge pull request #519 from josuah/fix_crosslink_nx_uartbone
...
Crosslink-NX EVN: fix UARTBone always disabled
2023-08-28 16:31:29 +02:00
5799c35247
platforms/gsd_orangecrab: Set alt point to DFUProg.
2023-08-28 16:28:04 +02:00
a5a6a313cc
targets/lattice_crosslink_nx_evn: add main_ram section for firmware
...
This takes the values from the Antmicro SDI MIPI converter as a model
and is enough to run a Zephyr hello world, but not seemingly enough for
a the Zephyr Shell sample.
Related: https://github.com/litex-hub/zephyr-on-litex-vexriscv/pull/13
2023-08-18 19:56:58 +02:00
ebfb9b8e01
sipeed_tang_mega_138k: new board
...
Signed-off-by: Icenowy Zheng <uwu@icenowy.me>
2023-08-15 16:33:13 +08:00
2e5c6eb7a7
platforms/crosslink_nx_evn: add SPI flash support
2023-08-11 16:46:52 +02:00
1a46bcce5e
targets/lattice_crosslink_nx_evn: fix arguments in flash programming
2023-08-10 14:39:01 +02:00
3c0b6956cc
platforms/crosslink_nx_evn: Fix 5412d0e always disabling uartbone
...
Also fix a warning about register_mem being deprecated, taking
inspiration from platforms/crosslink_nx_vip
2023-08-09 18:07:13 +02:00
8172a304b3
platforms/crosslink_nx_evn: allow use of OpenOCD
2023-08-08 23:25:41 +02:00
3903cdee92
Merge pull request #517 from bayi/master
...
Digilent CMOD A7 ISSIRAM fix
2023-08-08 19:29:32 +02:00
4362cb23a1
Fix Digilent Cmod A7 ISSIRAM reading
2023-08-05 19:56:32 +02:00
a6b025f7f3
Fix Digilent Cmod A7 ISSIRAM reading
2023-08-05 19:56:15 +02:00
5412d0e0e9
platforms/crosslink_nx_evn: allow use of UARTBone
...
This goes along a small resistor jumper modification and firmware flashing like
it is for the ECP5 board. A warning message is added as the default serial might
be affected (--serial serial by default). The FTDI modification software used
for the ECP5 seems to be requried and matching.
This can be tested this way:
targets/lattice_crosslink_nx_evn.py --csr-csv=csr.csv --toolchain=oxide --programmer=openocd --uart-name crossover+uartbone --build --load
litex_server --uart --uart-port /dev/ttyUSB1
litex_cli --regs
2023-08-04 20:47:32 +02:00
efc15a91a9
global: Use new WaitTimer integrated cast to int.
2023-08-01 14:56:35 +02:00
538399cb3b
lattice_ecp5_evn: update OpenOCD syntax
...
When running `litex_server`, this error appeared:
can't read "_CHIPNAME": no such variable
This is a fix for the specific lattice_ecp5_evn board.
It also refreshes the OpenOCD syntax.
2023-07-31 14:05:34 +02:00
cbcf6df26f
lattice_ecp5_evn: add_jtagbone flag
...
This follows https://github.com/enjoy-digital/litex/pull/1087 which
allows using the built-in JTAG for both the FPGA programming and the
internal core of the FPGA.
2023-07-31 13:53:24 +02:00
2d3b81a532
efinix_trion_t120_bga576: Add Ethernet through RGMII PMOD and switch to it.
...
See https://github.com/enjoy-digital/liteeth/issues/66#issuecomment-859366899 for the PMOD.
2023-07-27 11:52:40 +02:00
c1088befe5
targets/CRG: Add rst signal when missing.
...
Allow properly reseting the PLL from the SoC.
2023-07-26 16:56:27 +02:00
ace789653f
platforms/ti60_f225: Add connector numbering to ease review/schematic comparison.
2023-07-21 09:08:22 +02:00
ce121663ff
targets/uartbone: Update with LiteX change.
2023-07-20 15:42:47 +02:00
72a951081a
xu8_pe3: Fix clk_p/n on pcie_x8.
2023-07-13 18:10:46 +02:00
18a3909a9c
global: Switch to litex.gen.genlib.misc.
2023-07-06 22:11:45 +02:00
67be3ab677
targets: +x on alchitry_cu and vcu128.
2023-07-06 13:29:35 +02:00
e9335cd67a
Fix pins in Alchitry Cu platform, add target for Alchitry Cu
2023-06-27 21:35:55 +05:30
061a768495
Add Alchitry Cu board
2023-06-16 21:36:57 +05:30
c49a50a934
platform/gsd_butterstick: Add mssing USB comment.
2023-06-16 09:10:47 +02:00
28ecb1e9f3
enclustra_mercury_xu8_pe3: Fix pcie_x8 and add GTH banks for pcie_x4/x8.
2023-06-15 17:57:38 +02:00
06e8829eb4
platforms/gsd_butterstick: Add default programmer to avoid breaking older designs.
2023-06-14 16:40:35 +02:00
58805f037c
avnet_aesku40: Expose ethernet/etherbone parameters.
...
To be able to test more easily usrgmii build.
2023-06-13 09:26:07 +02:00
4705a0274e
Support SPI Flash in Colorlight 5A-75x
2023-06-09 13:43:34 -04:00
96175a9986
sitlinv_stlv7325_v2: Add default value to vccio.
2023-06-07 15:00:49 +02:00
765ee1a3ce
sitlinv_stlv7325_v2: VCCIO jumper default factory setting is 3.3V
2023-06-07 10:12:55 +07:00
b01abce7d5
platform/stlv7325-v2: update VCCIO to fix --with-pcie generation
2023-06-01 16:45:33 -04:00
7fc8ca9816
Merge pull request #506 from sensille/rv901t-spiflash
...
Add spiflash definition to linsn_rv901t board
2023-05-30 22:36:14 +02:00
8a263c18f2
sitlinv_stlv7325: Rename to v1 and update VCCIO to fix --with-pcie generation.
2023-05-30 10:39:20 +02:00
4a05e56058
Add spiflash definition to linsn_rv901t board
2023-05-27 16:20:32 +02:00
2ae2dfa6a3
Add vcu128 target ( #497 )
...
Add initial VCU128 support.
2023-05-25 22:25:44 +02:00
9362e589ac
Add initial Enclustra XU8/PE3 platform definition with Clk/I2C/PCIe/DDR4 and FMC connector definition.
2023-05-25 10:01:19 +02:00
e59d75f593
qmtech_xc7k325t: Fix build/CI.
2023-05-12 12:19:16 +02:00
ca6b607255
targets/qmtech: Add missing +x.
2023-05-12 12:09:20 +02:00
550bc0eee5
add QMTech XC7K325T board, add seven segment display to daughterboard
2023-05-08 11:51:51 +07:00
187080228c
add qmtech_xc7l325t
2023-05-08 05:17:35 +07:00
d33cf1a74c
mnt_rkx7: Cosmetic cleanups.
2023-05-05 09:48:06 +02:00
c05c494a82
targets/mnt_rkx7/usb_ohci: Use SoC.bus if SoC does not have a DMA bus.
2023-05-05 09:43:19 +02:00
6144966d24
Merge pull request #501 from mntmn/master
...
mnt_rkx7: RGB and USB fix, add HDMI terminal
2023-05-05 09:37:40 +02:00
9c222454cc
Merge pull request #503 from chmousset/add_colorlight_i5a-907
...
Add colorlight i5a 907
2023-05-03 09:50:26 +02:00
2bff2d4260
target/stlv7325-v2: tune eth phy delay
2023-05-01 09:28:03 -04:00
31c680abf8
[enh] added option for uartbone
2023-04-30 09:42:31 +02:00
874532871f
[enh] taking advantage of pins directly connected
2023-04-30 09:24:49 +02:00
1202c387bf
[init] added colorlight i5a-907 support
2023-04-30 09:24:46 +02:00
fd5511f3fd
[fix] add pmod uart in default config
2023-04-30 09:24:15 +02:00
f5dfdf9abf
[enh] added doc about JTAG and ext. board
2023-04-29 19:39:51 +02:00
322cc5d45b
[init] added colorlight i9+ based on XC7A50 FPGA
2023-04-29 18:36:35 +02:00
1f6e7f36a5
target/stlv7325-v2: fix typo in eth phy delay
2023-04-28 16:56:37 -04:00
1185ff51f1
Initial support for STLV7325 (v2) Kintex-7 board.
...
This is the 2nd (2023) version of the board sold through
https://www.aliexpress.us/item/3256801088848039.html
Signed-off-by: Gabriel Somlo <gsomlo@gmail.com>
2023-04-28 10:24:21 -04:00
a9e3e3c050
Merge branch 'master' of https://github.com/litex-hub/litex-boards
2023-04-25 20:29:11 +02:00
d160a5ad5d
mnt_rkx7: swap RGB red/blue channels
2023-04-25 20:28:16 +02:00
17a5d3c130
mnt_rkx7: add HDMI terminal, default USB to true
2023-04-25 20:27:29 +02:00
68bfb325a5
Fix Memory test failure of Alveo U250
2023-04-24 17:35:58 +09:00
9322869196
Merge pull request #495 from vietthanh85/master
...
Fix Memory initialization of Alveo U200 failed #1606
2023-04-24 08:09:25 +02:00
03913e2e15
Update terasic_de10nano.py
...
Corrected pin number
2023-04-23 22:28:00 -05:00
340da5393c
Fix Memory initialization of Alveo U200 failed #1606
2023-04-17 18:59:50 +07:00
2ed66317c7
efinix_xyloni_dev_kit: fix build error
2023-04-14 22:31:21 +10:00
b8cb2eaa47
Merge pull request #493 from hansfbaier/deca-ddr3
...
make DDR3 memory work on the DECA with the UniPHY
2023-04-11 15:27:02 +02:00
60ac45e80c
make DDR3 memory work on the DECA with the UniPHY
2023-04-11 19:59:49 +07:00
e120b77ef0
enclustra kx2/st1: fix connectors
2023-04-11 10:58:52 +07:00
c7077880b9
copyright notices on enclustra
2023-04-11 10:29:52 +07:00
ed947d1b55
enclustra: add baseboard ST1
2023-04-11 10:29:44 +07:00
be8ee26b2c
enclustra_mercury_kx2: Add ST1 baseboard, part 1
2023-04-11 05:39:11 +07:00
58679262ad
enclustra kx2: add connectors
2023-04-10 14:06:42 +07:00
a8eb0b20c1
Merge pull request #491 from hansfbaier/stlv7325-hdmi
...
STL7325: Add Video, and connectors (FMC, BTB, 2.54mm)
2023-04-07 09:06:55 +02:00
52ca60c2ac
stlv7325: fix HDMI io standard
2023-04-07 09:50:04 +07:00
2f13decc49
stlv7325: make VCCIO configurable
2023-04-07 09:27:03 +07:00
566a753dd3
stlv7325: S7PLL is enough
2023-04-07 08:45:06 +07:00
7c99f0758d
stlv7325: fix video args
2023-04-07 08:35:49 +07:00
66cbd27bbf
stlv7325: fix video PHY
2023-04-07 08:25:59 +07:00
abd639ba9e
stlv7325: add 2.54mm headers
2023-04-07 08:21:17 +07:00
enjoy-digital
Gwenhael Goavec-Merou
Hans Baier
Gwenhael Goavec-Merou
Sylvain Munaut
Ruurd Keizer
John Simons
Lucas Teske
inc
Hans Baier
Sergey Anufrienko
rniwase
darryln
Liana Koleva
Chandler Klüser
Chandler Klüser
Josuah Demangeon
Icenowy Zheng
Bayi
Mark1626
Ilya Ostrovskiy
Gabriel Somlo
Arne Jansen
Chen
Charles-Henri Mousset
Lukas F. Hartmann
offNaria
594rk
Do Viet Thanh
Richard Tucker