Hardware/litex-boards
1
0
Fork 0
mirror of https://github.com/litex-hub/litex-boards.git synced 2025-01-03 03:43:36 -05:00
Code Issues Projects Releases Packages Wiki Activity
1013 commits 9 branches 14 tags 12 MiB
Commit graph

885 commits

Author SHA1 Message Date
Florent Kermarrec
1b65bad4c2 decklink_quad_hdmi: Add Clk IOs, use clk200 as primary clk and add JTAGBone. 2021-07-01 20:00:35 +02:00
Florent Kermarrec
18b2758e4e decklink_quad_hdmi_recorder: Add other DDR3 SDRAM modules building but untested. 2021-06-30 11:50:42 +02:00
Florent Kermarrec
e65308ee13 decklink_quad_hdmi_recorder: Add DDR3 SDRAM (only first module), building but untested. 2021-06-30 09:40:08 +02:00
Florent Kermarrec
84cb5d797d decklink_intensity_pro_4k: Add WIP. 2021-06-30 09:06:00 +02:00
Sylvain Munaut
7cb155fb9c icebreaker: Minor fix to usb (add PMOD2 position and fix typo) 
Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
 2021-06-27 16:00:09 +02:00
Florent Kermarrec
591377cf95 decklink: Pinout fixes on itensity_pro_4k and quad_hdm_recorder. 2021-06-25 11:19:05 +02:00
Florent Kermarrec
ebfb4fad57 Add initial Decklink Intensity Pro 4K support (with documented PCIe / Untested). 2021-06-24 19:55:40 +02:00
Florent Kermarrec
5f8560bf69 Add initial Decklink Quad HDMI Recorder support (with documented PCIe/HDMI In). 
LitePCIe Gen3 X4 enumerating correctly.
 2021-06-24 19:48:31 +02:00
Florent Kermarrec
8ec1435e65 targets/decklink_mini_4k: Fix typos. 2021-06-24 19:13:18 +02:00
Sylvain Munaut
87cd56d187 targets: Add new 1bitsquared_icebreaker_bitsy target 
Most basic SoC ever but ... it runs

Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
 2021-06-21 22:11:53 +02:00
Sylvain Munaut
2ebcb4a726 platforms: Add new 1bitsquared_icebreaker_bitsy platform 
Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
 2021-06-21 16:17:54 +02:00
Sylvain Munaut
4c758dc0e3 platforms/1bitsquared_icebreaker: Fix wrong URL in header 
Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
 2021-06-21 16:16:47 +02:00
Sylvain Munaut
675616493c platform/1bitsquare_icebreaker: Add possible USB pinouts 
The pin outs come from LUNA :
https://github.com/greatscottgadgets/luna/blob/main/luna/gateware/platform/icebreaker.py#L94

and are some commonly used ones from other projects / pmods.

Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
 2021-06-20 22:25:49 +02:00
Florent Kermarrec
caac75c7db trenz_max1000: Review/Cleanup. 2021-06-16 18:04:55 +02:00
Antti Lukats
8ef138eaa0 added MAX1000 board 2021-06-16 17:55:06 +02:00
Florent Kermarrec
fa045e6fa4 enclustra_mercury_kx2: Comment user_led2/3 (Conflicting with DRAM pins). 2021-06-16 11:54:52 +02:00
David Sawatzke
fe7b3968e4 Fix colorlight 5a 75b v6.1 flash pins 
As with the other versions, the clk pin can't be directly driven
 2021-06-06 02:59:48 +02:00
enjoy-digital
588b430a0c
Merge pull request #217 from hansfbaier/master 
QMTech EP4CE15: Add daughterboard support, small DECA addition
 2021-05-25 10:15:26 +02:00
Florent Kermarrec
df10fc54ad muselab_icesugar/trenz_cyc1000: +x. 2021-05-25 08:46:33 +02:00
Florent Kermarrec
1c4825e7c4 basys3: Review/Simplify and fix build. 2021-05-25 08:44:26 +02:00
enjoy-digital
25867c4dcb
Merge pull request #218 from helium729/master 
Add digilent basys3 board support
 2021-05-23 19:46:58 +02:00
Jakub Cabal
dd5a4bdc92 CYC1000: Add initial support of CYC1000 board 2021-05-22 21:17:27 +02:00
Florent Kermarrec
bf123db20b icebreaker/fomu: Update flashing and disconnect reset from SoC (will need proper support in iCE40PLL). 2021-05-20 09:14:54 +02:00
helium729
ce5b2a74a1 add digilent basys3 support 2021-05-17 16:39:16 +08:00
Hans Baier
f01e0c02c9 qmtech ep4ce15: Add daughterboard support, add spiflash 2021-05-15 13:16:43 +07:00
enjoy-digital
c010b9a335
Merge pull request #215 from hansfbaier/qmtech-xc7a35t 
Qmtech xc7a35t
 2021-05-10 08:31:08 +02:00
Hans Baier
ddaab5317e qmtech_xc7a35 set symbiflow_device, needed when using symbiflow 2021-05-08 18:01:01 +07:00
Hans Baier
df447ddc87 QMTech XC7A35T: fix argument parser description 2021-05-08 08:49:07 +07:00
Hans Baier
f2b51b0233 icesugar: map the usb port 2021-05-08 07:34:10 +07:00
Florent Kermarrec
5027b270fd __init__.py: Add muselab to vendors. 2021-05-07 09:10:51 +02:00
Florent Kermarrec
e99272cb07 muselab_icesugar: Modify comments a bit. 2021-05-07 08:57:34 +02:00
enjoy-digital
5ae130661f
Merge pull request #213 from hansfbaier/icesugar 
muselab_icesugar: first basic version which boots
 2021-05-07 08:50:50 +02:00
enjoy-digital
2c2a9db3cc
Merge pull request #212 from hansfbaier/qmtech-xc7a35t 
add QMTECH XC7A35T core board + daughter board
 2021-05-07 08:32:16 +02:00
enjoy-digital
9e86c094c9
Merge pull request #211 from Acathla-fr/master 
Lattice iCE40 UltraPlus Breakout board (iCE40UP5K-B-EVN) added
 2021-05-07 08:30:01 +02:00
Hans Baier
c2e0f6026e muselab_icesugar: first basic version that boots 2021-05-07 11:50:28 +07:00
Florent Kermarrec
3bb84b0071 Add initial Blackmagic Decklink Mini 4K support (with UART, DDR3, PCIe, Video Out). 
Mini Monitor 4K and Mini Recorder 4K are almost the same hardware with just changes on
the Video In/Out. For now tests have been done on the Mini Monitor 4K, but the aim  is
support both boards in the same platform/target in the future, thus the mini_4k naming.

These boards could be used as affordable Artix7 dev boards for LiteX, to run Linux with
LiteX (512MB of RAM + a Video Framebuffer) or to create custom systems like a fast software
defined signal generator/recorder directly from a PC over PCIe, custom HDMI/SDI video
cards, etc... lots of possibilities :)
 2021-05-06 09:47:01 +02:00
Hans Baier
eec1078736 add QMTECH XC7A35T core board + daughter board 2021-05-06 05:50:48 +07:00
Fabien
213d100860 Lattice iCE40 UltraPlus Breakout board (iCE40UP5K-B-EVN) added 2021-05-04 12:19:21 +02:00
enjoy-digital
026c623e17
Merge pull request #207 from hplp/master 
Minor fixes for AU280 [work in progress]
 2021-05-03 10:20:34 +02:00
Florent Kermarrec
2c5bf95f70 targets/trenz_tec0117: Switch to new GW1NPLL. 2021-04-30 11:32:24 +02:00
Sergiu Mosanu
4f45462b95 Merge branch 'master' of https://github.com/litex-hub/litex-boards 2021-04-29 15:41:03 -04:00
Florent Kermarrec
9686db0ed3 targets: Update names in build descriptions. 2021-04-29 11:56:52 +02:00
Florent Kermarrec
6117b98049 siglent_sds1104xe: Avoid disabling hardware interface with BIOS ethernet reset. 2021-04-29 11:52:41 +02:00
Florent Kermarrec
c28a161392 siglent_sds1104xe: Expose ethphy (to allow correct .dts generation). 2021-04-29 11:02:13 +02:00
Florent Kermarrec
7d651a9a17 siglent_sds1104xe: Switch to VideoVGAPHY and adjust timings. 2021-04-29 10:41:19 +02:00
Florent Kermarrec
cfbcb8538d siglent_sds1104xe: Use custom 800x480 video timings. 2021-04-28 16:59:09 +02:00
enjoy-digital
84e65d2113
Merge pull request #204 from hansfbaier/master 
terasic_sockit: fix: make video clock also optional as video terminal is optional
 2021-04-28 09:42:13 +02:00
enjoy-digital
be6d08aff1
Merge pull request #205 from antmicro/jboc/lpddr4-tb-eth-delay 
antmicro_lpddr4_test_board: fix ethernet rx delay issue
 2021-04-28 09:41:11 +02:00
Sergiu Mosanu
8ad91d9eb3 fix cmdltncy, with_led 2021-04-27 17:30:56 -04:00
Florent Kermarrec
f7ee3fa454 sds1104xe: Framebuffer fixes. 2021-04-27 19:32:03 +02:00
Hans Baier
694608688d terasic_sockit: fix: make video clock also optional as video terminal is optional 2021-04-27 08:52:11 +07:00
Florent Kermarrec
5bfeb999e4 targets/digilent_arty/flash: Simplify, use Quad mode and sys_clk (fast enough ~5MB/s). 2021-04-26 16:30:35 +02:00
Karol Gugala
2854df5028 Arty: move spiflash PHY do 4x faster clk domain 
Signed-off-by: Karol Gugala <kgugala@antmicro.com>
 2021-04-26 12:52:36 +02:00
Karol Gugala
84ae2b2bbc arty: add option to use litespi QSPI controller 
Signed-off-by: Karol Gugala <kgugala@antmicro.com>
 2021-04-26 12:52:30 +02:00
Jędrzej Boczar
2d2a10621f antmicro_lpddr4_test_board: fix ethernet rx delay issue 2021-04-23 15:25:47 +02:00
Florent Kermarrec
228a9650d4 sqrl_acorn: Add flashing/reload support when used with PCIe, fix JTAG flash. 2021-04-21 17:00:40 +02:00
Florent Kermarrec
443b954c0c platforms/xilinx_kcu105: Add Pmod0/1 connectors. 2021-04-19 15:11:43 +02:00
Shinken Sanada
d2eabd112d Add E-Elements Ego1 initial board support. 2021-04-12 08:20:46 +02:00
Shinken Sanada
cd3d4c826e Add Trenz te0725 initial board support. 2021-04-12 08:16:45 +02:00
Sergiu Mosanu
5519c931f8 xilinx_alveo_u280: Fix DDR4 (tested with 8 modules on C0 and C1). 2021-04-12 08:07:16 +02:00
enjoy-digital
d830ef8393
Merge pull request #200 from rdolbeau/wukong_ethfix_fb 
Qmtech Wukong: updates
 2021-04-11 14:44:25 +02:00
enjoy-digital
2a7d8c5330
Merge pull request #199 from zyp/ignore_missing_deps 
boards/compat: Skip targets with unsatisfied dependencies.
 2021-04-11 14:43:01 +02:00
Vegard Storheil Eriksen
bad8821c2d platforms/ecpix5: Add ULPI signals. 2021-04-11 11:12:56 +02:00
Romain Dolbeau
d5318dcb03 Qmtech Wukong: updates 
fix ethernet clock (it's a GMII), add FB support over the HDMI connector (hdmi clock set from the resolution)
 2021-04-10 16:26:25 +02:00
Vegard Storheil Eriksen
2e204285de boards/compat: Skip targets with unsatisfied dependencies. 
Fixes #194
 2021-04-10 11:41:13 +02:00
Florent Kermarrec
03accabc25 lpddr4_test_board: Add antmicro vendor prefix. 2021-03-31 09:48:23 +02:00
Jędrzej Boczar
a834985e00 Add target for LPDDR4 Test Board 2021-03-30 14:50:02 +02:00
Florent Kermarrec
d5ce1901d8 targets/digilent_nexys_video: Add specific Video PLL to give more flexibility on supported Video Timings. 2021-03-30 10:17:50 +02:00
Florent Kermarrec
9417044584 targets: Minor cleanup, make sure all targets can be built with default settings. 2021-03-29 16:22:39 +02:00
Florent Kermarrec
1ca8ef97a1 targets/add_sdram: Specific size only when useful (ie for targets with > 1GB of RAM). 2021-03-29 16:03:19 +02:00
Florent Kermarrec
ba01776432 targets/add_sdram: Simplify call by removing useless arguments. 
- main_ram mem_map is now directly used by add_sdram when origin is None.
- max_sdram_size/min_l2_data_width are no longer exposed as targets arguments this can
still be used enforced directly in the few cases it is useful.
 2021-03-29 15:28:31 +02:00
Florent Kermarrec
58286ce29e minispartan6: Change video resolution to 640x480, framebuffer working with Linux-on-LiteX-Vexriscv. 2021-03-29 14:36:34 +02:00
Florent Kermarrec
09700b28d0 ulx3s: Change video resolution to 640x480, framebuffer working with Linux-on-LiteX-Vexriscv. 2021-03-29 11:35:55 +02:00
Romain Dolbeau
73ce7f9df1 ztex213 fix; propagate variant from targets to platform 2021-03-27 11:04:51 +01:00
Florent Kermarrec
7c537748a0 colorlight_i5: Remove PRBS (too specific to application). 
If useful for several boards, this should probably be provided directly by LiteX.
 2021-03-27 09:31:48 +01:00
Florent Kermarrec
7737575b88 terasic_deca: Remove --integrated-ram-size parameter (--integrated-main-ram-size provides the same functionnality). 2021-03-27 08:58:49 +01:00
Florent Kermarrec
f714e1210a terasic_deca: Remove enforced CPU variant/debug: --cpu-variant=imac or --cpu-variant=imac+debug can be used for this. 
The default CPU/Variant is defined in LiteX, enforcing the variant on the target
prevent usage of the other CPUs and also complicate maintenance.
 2021-03-27 08:56:46 +01:00
Florent Kermarrec
a48def1352 rhsresearchllc_litefury: Remove since already supported by ./acorn.py --variant=cle-101. 2021-03-26 23:54:56 +01:00
Florent Kermarrec
4329a69128 sqrl_acorn_cle_215: Rename to sqrl_acorn and add support for all variants (CLE-101, 215 and 215+). 2021-03-26 23:52:36 +01:00
Florent Kermarrec
87df45e625 siglent_sds1104xe: Allow build without Etherbone. 2021-03-26 23:25:42 +01:00
Florent Kermarrec
c6ced293d4 targets/siglent_sds1104xe: Integrate VideoTerminal/VideoFrameBuffer. 2021-03-26 22:55:25 +01:00
Florent Kermarrec
52ded1c9aa terasic_deca: Fix default_clk_name. 2021-03-26 22:43:40 +01:00
Florent Kermarrec
b54eed0859 terasic_sockit: Review/Cleanup for consistency with other boards. 2021-03-26 22:39:19 +01:00
Florent Kermarrec
53a767c85c terasic_deca: Review/Cleanup for consistency with other boards. 2021-03-26 22:12:13 +01:00
enjoy-digital
be4965ca78
Merge pull request #192 from hansfbaier/deca_fixes 
terasic_deca: fix cable name, ulpi, names, add gpio_serial
 2021-03-26 21:52:31 +01:00
Florent Kermarrec
9fea5a7fc6 targets/digilent_nexys_video: Cleanup/Simplify #191. 2021-03-26 21:49:22 +01:00
Alessandro Comodi
df58639916 nexys_video: choose VADJ value with arguments 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-03-26 14:50:05 +01:00
Hans Baier
8c0ddd140b terasic_deca: fix cable name, ulpi, names, add gpio_serial 2021-03-26 10:46:37 +07:00
Florent Kermarrec
e2de69496a targets/lattice_crossing: Avoid direct override of SoCCore.mem_map (break default SoCore.mem_map with updated imports). 2021-03-25 22:41:26 +01:00
Florent Kermarrec
b284fe47c3 targets/terasic_sockit: Fix compilation. 2021-03-25 19:35:44 +01:00
Florent Kermarrec
22f167dde4 targets/sqrl_acorn_cle_215: Add missing false path constraints. 2021-03-25 18:19:20 +01:00
Florent Kermarrec
7d130d6981 targets/pcie: Cleanup. 2021-03-25 17:47:06 +01:00
Florent Kermarrec
333fb362ca Move import Compat directly to litex_boards.__init__.py and simplify. 2021-03-25 16:47:47 +01:00
Florent Kermarrec
062b899e29 platforms/targets: Add mode Vendor prefixes. 2021-03-25 16:19:11 +01:00
Florent Kermarrec
7633eae360 targets/colorlight_i5: Remove l2-size args (already provided by soc_core_args. 2021-03-25 14:44:52 +01:00
Florent Kermarrec
5253a3c43e test/ci: Fix/Update. 2021-03-25 14:21:13 +01:00
Florent Kermarrec
9a45c49918 targets/versa_ecp5: Also add Vendor prefix. 2021-03-25 14:13:32 +01:00
Florent Kermarrec
8a3cacae32 boards: Add Vendor prefix to platforms/targets name when useful and when multiple boards from the same vendor. (With Retro-Compat on the imports). 2021-03-25 14:11:17 +01:00
enjoy-digital
219067ed3a
Merge pull request #190 from kazkojima/colorlight_i5-video 
colorlight_i5: Integrate Video Terminal and Video Framebuffer with ne…
 2021-03-25 10:28:52 +01:00
Florent Kermarrec
47bdf5f759 targets: Use new CSR automatic allocation (self.add_csr will still work but is no longer required). 2021-03-25 10:11:24 +01:00
Florent Kermarrec
b3786c5e52 fomu/icebreaker: Update Up5KSPRAM import (litex.soc.cores.up5kspram deprecated, still supported for now but triggers a compat notice). 2021-03-24 17:22:55 +01:00
Florent Kermarrec
5995769b46 targets: Switch to soc_core_args/soc_core_argdict (instead of soc_sdram that is now deprecated, but still supported for now). 2021-03-24 17:22:51 +01:00
Kaz Kojima
cb4e00c3f2 colorlight_i5: Integrate Video Terminal and Video Framebuffer with new VideoECP5HDMIPHY. 2021-03-20 07:56:59 +09:00
Gabriel Somlo
7a1fe7a6bc nexys4ddr: add pmod connectors, and optional sdcard on pmodd 2021-03-19 12:33:11 -04:00
enjoy-digital
6d32c76aa2
Merge pull request #188 from hansfbaier/848-deca-video-bloat 
fix #848: allow ram initialization in bitstream to enable block ram
 2021-03-19 11:11:05 +01:00
Florent Kermarrec
ddd46205aa ulx3s: Integrate Video Terminal and Video Framebuffer with new VideoECP5HDMIPHY. 2021-03-18 15:06:35 +01:00
Florent Kermarrec
4330769add minispartan6: Integrate Video Terminal and Video Framebuffer with new VideoS6HDMIPHY. 2021-03-18 14:10:42 +01:00
Hans Baier
b7d86df01d fix #848: allow ram initialization in bitstream to enable block ram inference for ROM/RAM with initial value 2021-03-18 08:41:19 +07:00
Hans Baier
8b69ee57a6 arrow_sockit: get video terminal working on VGA 2021-03-16 12:31:41 +07:00
Florent Kermarrec
75f7120ff9 targets/Ultrascale: Fix build since idelay's reset is now handled by the PLL (with_reset=True). 2021-03-11 10:00:06 +01:00
Florent Kermarrec
8d3aaa8ea9 targets/nexys_video: Revert clk100 to avoid breaking Linux-on-LiteX-VexRiscv (we'll remove it when the switch the simple framebuffer will be done). 2021-03-11 09:48:26 +01:00
Florent Kermarrec
0e2d9a571e alveo_u280: Fix copyrights (avoid too much cascading on Platforms/Targets) and generate reset on idelay clock domain (similarly to recent change on others Ultrascale+ boards). 2021-03-10 11:23:27 +01:00
enjoy-digital
f4ea3fb0d9
Merge pull request #168 from hplp/alveo_u280 
Alveo U280 board
 2021-03-10 11:16:32 +01:00
enjoy-digital
7c6876df42
Merge pull request #186 from gatecat/mipi_pins_x 
crosslink_nx_vip: Remove constraints for hard MIPI pins
 2021-03-10 11:13:49 +01:00
enjoy-digital
61f44739d7
Merge pull request #185 from stffrdhrn/arty-jtagbone 
arty: Add an option to enable jtagbone
 2021-03-10 11:12:20 +01:00
Florent Kermarrec
47faaf20d5 deca: Integrate Video Terminal (untested, resource issue). 2021-03-09 15:02:30 +01:00
Florent Kermarrec
8fb80053f7 targets/versa_ecp5: Fix LiteEthPHYRMGII tx/rx delays (need to be updated due to a bug fix in the ECP5RGMII PHY). 2021-03-08 17:39:13 +01:00
gatecat
496cae54ff crosslink_nx_vip: Remove constraint for MIPI pins 
Signed-off-by: gatecat <gatecat@ds0.me>
 2021-03-08 14:26:40 +00:00
Florent Kermarrec
9cdcb8cb43 ecpix5: Add Etherbone (--with-etherbone). 2021-03-08 13:45:09 +01:00
Stafford Horne
52ce49cf0c arty: Add an option to enable jtagbone 
Then adds jtagbone for arty.  I have tested with the following
litex_server and it seems to work fine.

  litex_server --jtag --jtag-config openocd_xc7_ft2232.cfg

Note, the jtagbone and etherbone may be mutually exclusive, but I am not
sure how to define that in the args.
 2021-03-08 07:05:54 +09:00
enjoy-digital
6139bd7eba
Merge pull request #183 from gatecat/vip_split_mclk 
crosslink_nx_vip: Camera IO fixes
 2021-03-06 11:20:53 +01:00
Florent Kermarrec
e280bff1ec targets/video: Simplify/Cleanup integration. 2021-03-05 14:40:27 +01:00
Florent Kermarrec
ce669ac8cd targets/nexys_video: Add optional VideoTerminal/VideoFramebuffer. 2021-03-05 14:33:22 +01:00
gatecat
547157c9ca crosslink_nx_vip: Fix cam_reset IO configuration 
Signed-off-by: gatecat <gatecat@ds0.me>
 2021-03-05 11:26:56 +00:00
gatecat
542001dddf crosslink_nx_vip: Split camera MCLK to its own resource 
Signed-off-by: gatecat <gatecat@ds0.me>
 2021-03-05 11:18:37 +00:00
Florent Kermarrec
21207533b0 targets/Ultrascale(+): Generate Reset to idelay clock domain (to be sure to follow UG571 reset sequence). 2021-03-04 19:49:03 +01:00
Florent Kermarrec
71652e8d44 icebreaker: Lower VideoTerminal resolution to use default 24MHz sys_clk. 2021-03-04 18:29:21 +01:00
Florent Kermarrec
253d8129af nexys4ddr: Integrate simple VideoFrameBuffer. 2021-03-03 20:00:31 +01:00
Florent Kermarrec
51a0bbfa65 platforms/targets: Harmonize VGA pins and use new Video Terminal on all targets with VGA support. 2021-03-03 18:05:24 +01:00
Florent Kermarrec
465a95d2a6 icebreaker/nexys4ddr: Use new LiteXSoC's add_video_terminal method to add the Video Terminal. 2021-03-03 17:47:20 +01:00
Florent Kermarrec
3af8ec0c8d targets/nexys4ddr: Replace VGA terminal with new LiteX's VideoTerminal. 2021-03-03 17:10:22 +01:00
Florent Kermarrec
7e3b8ab3b5 icebreaker: Add optional DVI Video Terminal with new LiteX's VideoOut core. 
Tested with: ./icebreaker.py --cpu-type=serv --with-video-terminal --build --flash

https://twitter.com/enjoy_digital/status/1365324823447171074
 2021-03-03 16:21:04 +01:00
enjoy-digital
aa5c4f9e5a
Merge branch 'master' into arty-numato-sdcard-pmod 2021-02-25 09:37:34 +01:00
Florent Kermarrec
768c10c630 targets/arty: rebase/merge PR179, rename adaptor to adapter. 2021-02-25 09:36:26 +01:00
Hans Baier
6f558a5d65 Add board support for Terasic/Arrow DECA board 2021-02-25 12:25:43 +07:00
enjoy-digital
98c80f0b2b
Merge pull request #177 from antmicro/arty-dynamic-ip 
target/arty: add eth_ip_configurable switch
 2021-02-24 09:29:55 +01:00
Joel Stanley
08ccf384aa targets/arty: Allow selection of sdcard mod adaptor 
The default stays with the Digilent/Antmicro layout, but the user can
optionally provide --sdcard-adaptor numato to use the Numato layout.

Signed-off-by: Joel Stanley <joel@jms.id.au>
 2021-02-24 14:59:50 +10:30
Joel Stanley
2b49082696 platforms/arty: Add numato sd card pmod 
It has a different layout.

Thanks to David for documenting the pinout in this issue:
https://github.com/enjoy-digital/litex/issues/817

 Expansion Pin 	SD 	SPI SD 	Artix 	Arty-A7 	PMOD PIN 	PMOD Index
 2 		DATA_2 	  	D4 	JD1 		1 		0
 4 		CMD 	MOSI 	D3 	JD2 		2 		1
 6 		DATA_0 	MISO 	F4 	JD3 		3 		2
   		CD 	  	F3 	JD4 		4 		3
 1 		DATA_3 	CS_N 	E2 	JD7 		7 		4
 3 		CLK 	CLK 	D2 	JD8 		8 		5
 5 		DATA_1 	  	H2 	JD9 		9 		6
   	  		  	G2 	JD10

Signed-off-by: Joel Stanley <joel@jms.id.au>
 2021-02-24 14:59:50 +10:30
Aleksandra Swierkowska
ae0d4dc0d8 target/arty: add eth_dynamic_ip switch 2021-02-23 21:01:27 +01:00
Florent Kermarrec
aad8154e3a targets/sds1104xe: Enable both Ethernet/Etherbone with hybrid LiteEthMAC. 2021-02-23 15:27:50 +01:00
enjoy-digital
5b28c619d5
Merge pull request #178 from yetifrisstlama/vc707_clk 
fix vc707 default_clk_period
 2021-02-23 12:17:45 +01:00
Florent Kermarrec
a90c0bc8f9 platforms/sds1104xe: Integrate changes from https://github.com/360nosc0pe/scope. 2021-02-22 13:45:48 +01:00
Michael Betz
09c3bd616b Merge branch 'master' into vc707_clk 2021-02-19 22:49:46 -08:00
Michael Betz
c32e790421 vc707: fix default clock frequency 2021-02-19 22:47:18 -08:00
Florent Kermarrec
11405d9ee3 targets/sds1104xe/BaseSoC: Enable Etherbone by default also defaults to Crossover UART when kwargs is empty. 2021-02-18 19:30:05 +01:00
enjoy-digital
1fcd96971d
Merge pull request #172 from hansfbaier/master 
sockit: Add an option to plug in an UART via the GPIO daughter board, make connector pin numbers one-based
 2021-02-16 22:44:52 +01:00
Florent Kermarrec
975150ca68 platforms/sds1104xe: fix ddram IOStandard (SSTL15, thanks @tmbinc) and add INTERNAL_VREF on ddram banks. 2021-02-16 17:32:41 +01:00
Florent Kermarrec
9baa9d5d83 platform/de10nano: fix programmer (thanks @Godtec, see https://github.com/enjoy-digital/litex/pull/811). 2021-02-12 15:23:17 +01:00
Hans Baier
9a94e835c3 sockit: Add an option to plug in an UART via the GPIO daughter board 2021-02-10 14:52:19 +07:00
Michael Betz
7442c2dada vc707.py: clk156 add missing constraint 2021-02-08 19:04:01 -08:00